-
alarm
闹钟设计,VHDL,源代码。闹钟设计,VHDL,源代码。(Alarm clock design, VHDL, the source code.)
- 2011-05-23 18:30:29下载
- 积分:1
-
100例VHDL语言解释,北京理工大学毕业…
VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是51~94个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC publication, here is the 51 ~ 94 examples
- 2022-04-16 00:12:16下载
- 积分:1
-
cic_compensating
CIC 补偿滤波器。采用两种方法来设计,一个是frequency sampling method。另一个是Equal Rippler Design Method。这是一个非常有用的matlab代码。(CIC compensation filter. Two ways to design a frequency sampling method. The other is an Equal Rippler Design Method. This is a very useful matlab code.)
- 2012-10-17 14:22:08下载
- 积分:1
-
ALTERA_FPGA_SDRAM
使用ALTERA的FPGA控制SDRAM的verilog程序(Use ALTERA s FPGA to control SDRAM s verilog program)
- 2017-03-30 00:31:53下载
- 积分:1
-
spi_test
说明: 基于fpga的spi通信测试 可与stm32进行spi通信测试(SPI communication test based on FPGA can test SPI communication with stm32)
- 2020-06-20 21:00:01下载
- 积分:1
-
FPGA core code, can be directly used in engineering.
FPGA核心代码,可在工程中直接使用。-FPGA core code, can be directly used in engineering.
- 2022-12-24 15:05:09下载
- 积分:1
-
这是一个用VHDL语言描述的I2C自动配置模块,使用了来自opencores.org的I2C核,已在altera的cyclone芯片上调试通过...
这是一个用VHDL语言描述的I2C自动配置模块,使用了来自opencores.org的I2C核,已在altera的cyclone芯片上调试通过-This is a VHDL language used to describe auto-configuration of the I2C module, the use of the I2C from opencores.org nucleus, the cyclone in the altera-chip debugging through
- 2022-07-13 04:31:50下载
- 积分:1
-
FPGA设计中的一些经典例子对学习FPGA的人会有帮助...
FPGA设计中的一些经典例子对学习FPGA的人会有帮助-FPGA design of some of the classic examples of people learning FPGA would be helpful
- 2022-05-23 13:59:58下载
- 积分:1
-
apb_uart
基于APB总线的UART详细设计方案和实现(APB-based detailed design and implementation of UART)
- 2011-07-14 00:42:05下载
- 积分:1
-
Application of VHDL on the SPI procedures. For novices to learn.
关于SPI应用VHDL程序。供新手学习用。-Application of VHDL on the SPI procedures. For novices to learn.
- 2023-02-26 18:45:03下载
- 积分:1