登录
首页 » VHDL » VHDL development of the baseball game, in QuartusII environment compiler, apply...

VHDL development of the baseball game, in QuartusII environment compiler, apply...

于 2023-04-04 发布 文件大小:55.61 kB
0 144
下载积分: 2 下载次数: 1

代码说明:

用VHDL开发的棒球游戏,可以在QuartusII环境下编译,适用于各种FPGA开发板。-VHDL development of the baseball game, in QuartusII environment compiler, apply to all FPGA development board.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ds18b20Plcd
    温度控制系统.运用ds18b20温度传感器将实时温度送入FPGA中,再将温度显示出来(Temperature control systems. Use ds18b20 temperature sensor into the FPGA in real-time temperature, then the temperature is displayed)
    2014-04-27 18:39:30下载
    积分:1
  • VGA控制器的VHDL,得出3条线
    vga controller vhdl, it draws 3 lines -vga controller vhdl, it draws 3 lines
    2022-01-25 16:45:25下载
    积分:1
  • Describes how to use VHDL language processor spi interface
    介绍了如何用vhdl语言实现处理器的spi接口-Describes how to use VHDL language processor spi interface
    2022-07-22 21:57:12下载
    积分:1
  • 等精度测频??
    等精度测频法,有需要的可以下载看看哟,word中包含的代码(Equal Precision Frequency Measurement Method)
    2020-06-22 11:00:01下载
    积分:1
  • CPU
    使用verilog作为CPU设计语言实现单数据通路五级流水线的CPU。具有32个通用寄存器、一个程序计数器PC、一个标志寄存器FLAG,一个堆栈寄存器STACK。存储器寻址粒度为字节。数据存储以32位字对准。采用32位定长指令格式,采用Load/Store结构,ALU指令采用三地址格式。支持有符号和无符号整数加、减、乘、除运算,并支持浮点数加、减、乘、除四种运算,支持与、或、异或、非4种逻辑运算,支持逻辑左移、逻辑右移、算术右移、循环右移4种移位运算,支持Load/Store操作,支持地址/立即数加载操作,支持无条件转移和为0转移、非0转移、无符号>转移、无符号<转移、有符号>转移、有符号<转移等条件转移。()
    2008-06-02 16:34:00下载
    积分:1
  • 设计一个可以小时、分钟、12小时或24小时和秒的时间…
    设计一个能进行时、分、秒计时的十二小时制或二十四小时制的数字钟,并具有定时与闹钟功能,能在设定的时间发出闹铃音,能非常方便地对小时、分钟和秒进行手动调节以校准时间,每逢整点,产生报时音报时。 实验平台: 1. 一台PC机; 2. MAX+PLUSII10.1。 Verilog HDL语言实现,还有完整的实验报告-The design of a can be hours, minutes, seconds time of 12 hours or 24 hours system, digital clock, and has from time to time with the alarm clock function, can be set to issue a sound alarm can be very convenient to hours, minutes and seconds for manual adjustment to calibrate the time, whenever there is the whole point, resulting in timekeeping timekeeping tone. Experimental platform: 1. A PC machine 2. MAX+ PLUSII10.1. Verilog HDL language, as well as a complete experimental report
    2022-07-22 15:10:59下载
    积分:1
  • ARM-Verilog-HDL-IP-CORE
    ARM处理器的IP核,用verilog编写的,对处理器和相关的CPU架构知识有很大帮助。(ARM processor IP core, written in verilog processor and CPU architecture knowledge.)
    2020-09-21 10:27:52下载
    积分:1
  • Digital Cymometer VHDL procedures and simulation of the file name: plj.vhd.
    数字频率计VHDL程序与仿真 文件名:plj.vhd。 --功能:频率计。具有4位显示,能自动根据7位十进制计数的结果,自动选择有效数据的 --高4位进行动态显示。小数点表示是千位,即KHz。 -Digital Cymometer VHDL procedures and simulation of the file name: plj.vhd.- Function: frequency meter. With four shows that will automatically count seven decimal results, automatic selection of effective data- four for the high dynamic display. Decimal point that is 1000, or KHz.
    2022-08-04 07:22:59下载
    积分:1
  • demo
    NiosII的C代码,包括网卡,lcd,usb,串口,按键.(NiosII C code, including network cards, lcd, usb, serial, key.)
    2013-07-19 11:17:29下载
    积分:1
  • AM-modulated-learning-ladder
    AM modulated learning ladder
    2015-07-15 09:42:45下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载