登录
首页 » VHDL » 在QuartusII运用AHDL语言,首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位;再设计状态机用来检测串行数据流中的序列。...

在QuartusII运用AHDL语言,首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位;再设计状态机用来检测串行数据流中的序列。...

于 2023-03-11 发布 文件大小:376.91 kB
0 148
下载积分: 2 下载次数: 1

代码说明:

在QuartusII运用AHDL语言,首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位;再设计状态机用来检测串行数据流中的序列。运用两个个计数器分别对PN码计数以及序列出现的次数计数。改变PN码结构可以作为通用数列检测器-QuartusII use in AHDL language, the first PN generator designed to generate a data stream 11 throughout the cycle has an effective data = 2047 re-designing the state machine used to detect the serial data stream in sequence. The use of two counters were counting on the PN code, as well as counting the number of sequences occur. Changes in the structure of PN code series can be used as general-purpose detector

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog编写的计算百分比模块
    verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module
    2022-01-31 18:38:18下载
    积分:1
  • FPGAPPCI9054
    FPGA连接PCI9504的电路图。以及PCB文件(FPGA connected to the circuit diagram of the PCI9504. And PCB files)
    2012-10-22 15:29:00下载
    积分:1
  • PERI4-DM9000A
    基于FPGA的DM9000A芯片的网络数据采集系统,基于NIOS架构,c语言编程,资料齐全,包含不止5个源程序,绝对受用!(FPGA-based the DM9000A chip network data acquisition system based on NIOS architecture, c programming language, the information is complete, contains more than 5 source code is absolutely good enough!)
    2020-09-16 16:57:55下载
    积分:1
  • doorlock
    基于FPGA设计的电子密码锁是一个小型的数字系统,与普通机械锁相比,具有许多独特的优点:保密性好,防盗性强,可以不用钥匙,记住密码即可开锁等。(FPGA-based design of the electronic code lock is a small digital system. It has many unique advantages:good privacy and security , it do not need the key but remember password to unlock, and so on while it compare to ordinary mechanical locks.)
    2013-12-25 21:24:41下载
    积分:1
  • LDPC码校验节点(checknode)进行奇偶校验方程时的vhdl编程,硬件语言实现...
    LDPC码校验节点(checknode)进行奇偶校验方程时的vhdl编程,硬件语言实现-LDPC check nodes (checknode) carried out at the time of parity equation VHDL programming, hardware language
    2022-02-26 15:07:26下载
    积分:1
  • serial port simulated programme of lattice
    lattice的串口仿真的程序- serial port simulated programme of lattice
    2023-04-29 09:40:03下载
    积分:1
  • RGB_Driver
    串口收发程序,成功通过仿真,可以用来学习(Serial transceiver,It is successful through simulation and can be used to learn)
    2020-10-28 14:00:00下载
    积分:1
  • how-to-use-modelsim
    逐步演示试用modelsim建立仿真的过程,初学者应该看看(Step by step demonstration of the trial to establish modelsim simulation process, beginners should look at the)
    2009-04-17 09:13:35下载
    积分:1
  • 8B10B
    以太网PHY层中的组成部分 8B10B编码器(Part of the Ethernet PHY layer in 8B10B encoder )
    2021-01-27 09:18:42下载
    积分:1
  • 在quartus软件下用VHDL语言实现DDS,可产生正弦,余弦,方波,三角波以及锯齿波。
    在quartus软件下用VHDL语言实现DDS,可产生正弦,余弦,方波,三角波以及锯齿波。-In the Quartus software using VHDL language realize DDS, can generate sine, cosine, square, triangle and sawtooth waves.
    2023-01-28 08:15:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载