-
Altera-FPGA-sigmoid
利用quartus II 软件采用verilog语言设计了一个sigmoid激活函数(this work is a sigmoid ,use verilog language)
- 2018-11-22 15:31:29下载
- 积分:1
-
增强的音频工程
Enhanced Audio Project
by
Dixie Xue & Wei Zhang
-Enhanced Audio Project
by
Dixie Xue & Wei Zhang
- 2022-08-26 07:09:41下载
- 积分:1
-
divider
用VERILOG实现一个被除数为8位、除数为4位的高效除法器(With VERILOG implement a dividend for the 8-bit, 4-bit effective divisor divider)
- 2020-11-19 11:39:37下载
- 积分:1
-
transmittermegafunction
lvds transmitter megafunction (lvds transmitter megafunction)
- 2008-03-09 19:40:03下载
- 积分:1
-
此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现.
将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;...
此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现.
将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;另一个接收像素位置信息,并输出颜色信号。这样便于进行图形修改,同时也容易实现- This design uses Verilog the HDL hardware language design,
realizes on the palm space development board Divides into two stature
modules the entire electric circuit, provides the synchronized signal
(H_SYNC and V_SYNC) and the picture element positional information;
Another receive picture element positional information, and output
color signal. Like this is advantageous for carries on the graph to
revise, simultaneously is also easy to realize
- 2022-04-07 13:58:38下载
- 积分:1
-
my_kmp_matching
说明: KMP算法的Verilog HDL实现,模式串从模块的外部输入,计算next函数,然后进行KMP匹配。有仿真。环境为Quartus II 8.0 Web Edition。(Verilog HDL implementation KMP algorithm, pattern string from the module' s external input, calculate next function, then KMP matching. A simulation. Environment for the Quartus II 8.0 Web Edition.)
- 2011-03-14 09:28:01下载
- 积分:1
-
FPGA设计中的一些经典例子对学习FPGA的人会有帮助...
FPGA设计中的一些经典例子对学习FPGA的人会有帮助-FPGA design of some of the classic examples of people learning FPGA would be helpful
- 2022-05-23 13:59:58下载
- 积分:1
-
在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。...
在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。-In the Quartus environment, the use of VHDL language taxi billing system, the system is divided into sub-frequency, state switching, recording process, billing and other modules, to imitate reality, taxi billing.
- 2022-02-25 18:59:33下载
- 积分:1
-
s3ask_ddr2
DDR2-400样例源代码,用于Xilinx Spartan 3A/3AN Starter Kit(DDR2-400 sample source code for Xilinx Spartan 3A/3AN Starter Kit)
- 2009-10-14 11:58:36下载
- 积分:1
-
可编程逻辑器件实验
运用VHDL语言编写的检测1111的序列检测代码和加法器,运用verlog语言的交通灯,流水灯,出租车自动计费器等
- 2022-07-17 23:42:22下载
- 积分:1