登录
首页 » VHDL » 这是关于赢vhdl语言变得信号采集卡,很有实用性,大家可以来看看的。...

这是关于赢vhdl语言变得信号采集卡,很有实用性,大家可以来看看的。...

于 2022-08-10 发布 文件大小:2.54 MB
0 156
下载积分: 2 下载次数: 1

代码说明:

这是关于赢vhdl语言变得信号采集卡,很有实用性,大家可以来看看的。-This is about winning VHDL language has become signal acquisition card, is very practical, we can take a look at the.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • microsemi
    说明:  microsemi的Libero IDE 软件内部IP核详解(Microsemi's Libero IDE software internal IP kernel details)
    2021-03-31 10:09:09下载
    积分:1
  • MVB通信架构和流程图
    MVB架构流程图。MVB开发用,大连海天资料(MVB development, Dalian Haitian data)
    2018-09-17 21:39:23下载
    积分:1
  • Nios_Example_07_SD_35TFT
    这是一个nios工程,控制TFT液晶屏的程序。FPGA平台用Verilog HDL语言编写的,MCU软核程序有C语言编写。通过这一个完成的工程,你就会明白SOPC的一些实现方法。(This is a nios engineering, control TFT LCD screen program. The FPGA platform Verilog HDL language preparation with the nuclear program has a soft, MCU written in C language. Through this a complete project, you will understand some of the SOPC methods of realization. )
    2011-05-24 16:56:27下载
    积分:1
  • dds
    基于DDS和SOPC的谐波信号发射器,拥有可调节的频率,阶段和谐波比例的谐波信号发射器由本文所设计。(Based on DDS and SOPC harmonic signal transmitter, with adjustable frequency, phase and harmonic proportion of harmonic signal transmitter designed by this article.)
    2016-04-26 09:21:50下载
    积分:1
  • 基于IIC的EEPROM模型代码
    说明:  基于IIC协议的EEPROM模型,可实现串行数据转并行数据,并行数据转串行数据,分为EEPROM模块,EEPROM_WR模块,signal模块,Top模块(The EEPROM model based on IIC protocol can convert serial data to parallel data and parallel data to serial data. It is divided into EEPROM module and EEPROM module_ WR module, signal module, top module)
    2020-10-02 00:30:24下载
    积分:1
  • FPGA
    基于FPGA的电机控制 FPGA-basedMotorControl-FPGA-based motor control FPGA-basedMotorControl
    2022-04-13 15:15:14下载
    积分:1
  • VGAtuxiangxianshi
    用FPGA实现 VGA显示的图像显示控制器设计 用VHDL实现 硬件实现是屏幕上面出现彩色条纹(VGA display with FPGA image display controller design Using VHDL hardware implementation is colored stripes appear above the screen)
    2014-05-19 14:07:57下载
    积分:1
  • ser_par
    24bitAD数据采样进行串并转换,并行输出。另包括24位DA并串转换,串行输出。(24bitAD data sampling and converted to strings, parallel output. Other notable features include 24-bit DA and string conversion, serial output.)
    2009-12-10 15:46:54下载
    积分:1
  • 系统设计
    说明:  基于PCF8591数模转换和DDS技术的信号发生器系统设计(Design of Signal Generator System Based on PCF8591 Digital-to-Analog Conversion and DDS Technology)
    2020-06-21 02:20:01下载
    积分:1
  • UART_prj_ViHDL
    vhdl project at sbu uni in iran uart
    2010-05-08 16:18:37下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载