登录
首页 » VHDL » 软件开发环境:ISE 7.1i 仿真环境:ISE Simulator 1. 这个实例实现通过ISE Simulator工具实现一个具有两个方向共...

软件开发环境:ISE 7.1i 仿真环境:ISE Simulator 1. 这个实例实现通过ISE Simulator工具实现一个具有两个方向共...

于 2022-08-09 发布 文件大小:243.52 kB
0 164
下载积分: 2 下载次数: 1

代码说明:

软件开发环境:ISE 7.1i 仿真环境:ISE Simulator 1. 这个实例实现通过ISE Simulator工具实现一个具有两个方向共八个灯的交通灯控制器; 2. 工程在project文件夹中,双击traffic.ise文件打开工程; 3. 源文件在rtl文件夹中,traffic.v为设计文件,traffic_tb.tbw是仿真波形文件; 4. 打开工程后,在工程浏览器中选择traffic_tb.tbw,在Process View中双击“Simulation Behavioral Model”选项,进行行为仿真,即可得到仿真结果。-Software development environment: ISE 7.1i simulation environment: ISE Simulator1. Realize this instance through the ISE Simulator tool to achieve a total of eight lights in both directions of traffic lights controller 2. Works project folder, double-click traffic.ise Open the project document 3. rtl source file in the folder, traffic.v for design documents, traffic_tb.tbw is the simulation waveform files 4. to open a project, the project browser, select traffic_tb.tbw, in the Process View in the double hit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 彩条产生程序 color_bar
    说明:  彩条产生程序。。。。720p需添加74.25M时钟(colorbar generation. need 74.25mhz clock if 720p gen)
    2020-06-22 06:20:01下载
    积分:1
  • FPGA设计全流程-软件综合使用、
    FPGA设计全流程-软件综合使用、 -FPGA design of the whole process- the integrated use of software, FPGA design of the whole process- the integrated use of software,
    2022-12-25 07:35:03下载
    积分:1
  • CfgDDS_9910
    dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
    2015-04-21 22:03:50下载
    积分:1
  • 用可编程逻辑器件实现PWM波形即PWM波形发生器
    用可编程逻辑器件实现PWM波形即PWM波形发生器-Using programmable logic devices that realize PWM waveform PWM Waveform Generator
    2022-07-21 11:20:43下载
    积分:1
  • VHDL
    先设计序列发生器产生序列:1011010001101010;再设计序列检测器,检测序列发生器产生序列,若检测到信号与预置待测信号相同,则输出“1”,否则输出“0”,并且将检测到的信号的显示出来。(First design sequence generator sequence: 1011010001101010 redesign sequence detector to detect sequence generator sequence, if the same signal is detected with the preset test signal output " 1" , otherwise " 0" , and the detection display signal out.)
    2015-01-04 12:35:54下载
    积分:1
  • Short-Protograph-Based-LDPC-Codes-
    LDPC码的短循环对LDPC码性能的影响 (Short Protograph-Based LDPC Codes)
    2013-04-21 19:06:42下载
    积分:1
  • sht30
    温湿度传感器sht30驱动,系统时钟为125M可读出温湿度。(sht30 driver,sysclk=125MHZ)
    2020-09-28 17:07:44下载
    积分:1
  • author: Richard Herveille
    -- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-
    2022-03-20 23:45:27下载
    积分:1
  • 18_vga_test
    基于Xilinx Spartan6系列的fpga的VGA实现(Based on Xilinx Spartan6 series fpga VGA implementation)
    2019-04-01 13:47:46下载
    积分:1
  • 数字频率计数字频率计
    数字频率计 数字频率计-Digital frequency meter digital frequency meter
    2022-01-24 16:05:05下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载