登录
首页 » VHDL » 设计一个可以小时、分钟、12小时或24小时和秒的时间…

设计一个可以小时、分钟、12小时或24小时和秒的时间…

于 2022-07-22 发布 文件大小:415.77 kB
0 158
下载积分: 2 下载次数: 1

代码说明:

设计一个能进行时、分、秒计时的十二小时制或二十四小时制的数字钟,并具有定时与闹钟功能,能在设定的时间发出闹铃音,能非常方便地对小时、分钟和秒进行手动调节以校准时间,每逢整点,产生报时音报时。 实验平台: 1. 一台PC机; 2. MAX+PLUSII10.1。 Verilog HDL语言实现,还有完整的实验报告-The design of a can be hours, minutes, seconds time of 12 hours or 24 hours system, digital clock, and has from time to time with the alarm clock function, can be set to issue a sound alarm can be very convenient to hours, minutes and seconds for manual adjustment to calibrate the time, whenever there is the whole point, resulting in timekeeping timekeeping tone. Experimental platform: 1. A PC machine 2. MAX+ PLUSII10.1. Verilog HDL language, as well as a complete experimental report

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • calculator_final
    清华大学电子课程设计:Verilog,QuartusII可正确运行,可下载到FPGA上,音乐计算器,完成两个三位数的运算,有注释,很强大!!(Verilog, QuartusII run correctly, can be downloaded to the FPGA, music, calculator, completed two three-digit operations, there are notes, very powerful! !)
    2020-08-16 23:38:25下载
    积分:1
  • tAtan2Cordic
    是codic算法实现atan的C程序,包括定点和浮点程序,已经通过验证。(Atan is codic algorithm of C procedures, including fixed-point and floating-point procedures, has been validated.)
    2021-02-04 09:59:58下载
    积分:1
  • Design-Compiler-Reference
    dc的应用规范,以及一些基础的操作指导,注意事项等(dc application specification, as well as some basic instructions, precautions, etc.)
    2013-08-13 11:14:47下载
    积分:1
  • eeprom
    实现I2C协议下EEPROM存储的数据读写控制(Under I2C protocol to achieve read and write data stored in EEPROM control)
    2014-03-05 20:24:21下载
    积分:1
  • verilog
    基于QUATEUS2的设计一个8位频率计verilog语言编程(The design is based QUATEUS2 an 8-bit frequency counter verilog programming language)
    2011-12-01 20:19:48下载
    积分:1
  • 内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity...
    内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity等综合软件进行调试-contains multiple-choice, 74 chips VHDL source code, the adder, FIR, comparators, etc. are plenty of examples for beginners VHDL very good. Available maxplus, Quartus, synplicity integrated software debugging
    2022-08-11 02:50:00下载
    积分:1
  • FPGA中嵌入8051的核 并且实现控制128*64的液晶显示
    FPGA中嵌入8051的核 并且实现控制128*64的液晶显示-FPGA embedded in 8051 and to achieve control of the nuclear 128* 64 LCD
    2023-05-15 17:55:03下载
    积分:1
  • demo
    NiosII的C代码,包括网卡,lcd,usb,串口,按键.(NiosII C code, including network cards, lcd, usb, serial, key.)
    2013-07-19 11:17:29下载
    积分:1
  • 对16×16次VHDL实例,如果需要详细的请让我知道
    VHDL examples for 16x16 times, if need detail pls let me know
    2022-04-08 01:26:55下载
    积分:1
  • 这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器
    这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器-this is an implimentation of an multiplier rather than multiplexer.
    2022-05-16 15:56:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载