登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-04-13 发布 文件大小:5.84 MB
0 136
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ahb2apb-master
    ahb to apb master and slave
    2018-03-06 00:27:56下载
    积分:1
  • 全加器
    利用Verilog语言编写的,在vivado环境下带进位标志的全加器的工程文件与Testbench(Engineering files and Testbench of the full adder with the carry mark in vivado environment written by Verilog language)
    2018-08-06 14:15:55下载
    积分:1
  • verilog,4、5分频器,5分频器占空比3:2
    verilog,4、5分频器,5分频器占空比3:2-Verilog, 4,5 dividers, five dividers ratio of 3:2
    2022-06-12 21:27:51下载
    积分:1
  • Snacke
    基于NiosII系统的可以在DE2-115板子上运行的吞食蛇游戏!(可以使用RS2键盘进行控制)(DE2-115 board NiosII system swallowed snake game! , (RS2 keyboard control))
    2013-01-01 10:12:03下载
    积分:1
  • verilog hdl verilog hdl verilog hdl
    verilog hdl verilog hdl verilog hdl-verilog hdl
    2022-07-23 23:39:39下载
    积分:1
  • urisc
    自己用verilog编写的urisc程序,调试成功,压缩包里有仿真图像,值得学习参考。(Written in verilog urisc program debugging, simulation image compression bag, worth learning reference.)
    2021-04-22 17:38:48下载
    积分:1
  • mod3
    verilog源代码,实现两种方法的模3运算。(verilog source code,to implement the calculation of mod-3 by two means.)
    2011-12-24 10:23:40下载
    积分:1
  • realization of the project document ARM system CPLD logic, external resources ha...
    该工程文件实现ARM系统中CPLD的逻辑工作,起到外围资源的逻辑地址译码功能-realization of the project document ARM system CPLD logic, external resources have address decoding logic function
    2022-02-05 23:05:52下载
    积分:1
  • FPGA
    verilog编写的QPSK发射机的FPGA部分,已经过验证,完全达到要求。调制矢量误差4%(QPSK transmitter verilog prepared by the FPGA portion, has been proven, fully meet the requirements. Modulation vector error of 4 )
    2013-10-08 14:58:23下载
    积分:1
  • GFverilog-hdl
    伽罗华域的乘法器的设计,使用有限域设计乘法器(Galois field multiplier design, the use of finite field multiplier design)
    2011-05-01 13:19:22下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载