登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-04-13 发布 文件大小:5.84 MB
0 151
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • src
    说明:  假设每个从设备中有可访问APB寄存器16个,位宽均为32比特,16个寄存器的访问地址计算方式为 基址 + 寄存器编号左移2位(byte 偏移)(Assuming that there are 16 accessible APB registers in each slave device, the bit width is 32 bits, and the access address of 16 registers is calculated by base address + register number left shift 2 bits (byte offset).)
    2020-12-15 13:49:14下载
    积分:1
  • DSP_INTERFACE
    DSP与FPGA时序接口模块,已经经过测试,保证读写稳定(The Interface of DSP to FPGA)
    2021-01-08 10:58:51下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • 基于fpga和xinlinx ise的usb端口vhdl程序,希望对你有所帮助!
    基于fpga和xinlinx ise的usb端口vhdl程序,希望对你有所帮助!-VHDL program for USB port based fpga and xinlinx ise, wish help for you!
    2022-02-05 00:39:46下载
    积分:1
  • CPU-master
    misp,五级流水源码,实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
    2020-06-16 00:00:07下载
    积分:1
  • hdmi_demo
    hdmi 视频编解码输入输出模块,verilog实现(hdmi encoder and decoder in verilog.)
    2020-07-28 17:08:41下载
    积分:1
  • motor
    步进电机驱动,32等级速度,带加减速度控制。verilog编写。(step motor driver,32 level speed.)
    2020-12-09 16:29:19下载
    积分:1
  • VHDL实现的超前进位加法器
    VHDL实现的超前进位加法器-the VHDL-ahead Adder
    2022-02-26 07:08:05下载
    积分:1
  • GW48系统电子琴:可控制8个音节,4种音调 readme中带使用说明
    GW48系统电子琴:可控制8个音节,4种音调 readme中带使用说明-GW48 system : control eight syllables, four species of taking the pitch readme use
    2022-05-21 12:22:34下载
    积分:1
  • 使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。
    使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。-a vhdl-program use Xilinx3S400
    2022-06-18 05:27:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载