登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-04-13 发布 文件大小:5.84 MB
0 125
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • spi_controller
    SPI控制器,基于VERILOG描述,分模块设计,共6个模块,时钟产生模块,移位模块,主模块,从模块,定义模块,顶层模块。(SPI controller, based on the VERILOG description, sub-module design, a total of six modules, clock generation module, shift module, main module, from the modules, custom module, top module.)
    2021-05-13 13:30:02下载
    积分:1
  • 占空比1:1的通用分频模块
    占空比1:1的通用分频模块-1:1 generic-frequency module
    2022-11-11 08:45:03下载
    积分:1
  • vhdl 键盘程序,对键盘输入的字符进行判断,写入fpga中
    vhdl 键盘程序,对键盘输入的字符进行判断,写入fpga中-VHDL key
    2022-03-03 15:13:57下载
    积分:1
  • ViterbiAlg
    说明:  Viterbi译码,IS-95中的1/2码率的卷积码(Viterbi decoding, IS-95 of 1/2 the rate Convolutional Codes)
    2006-04-11 14:10:58下载
    积分:1
  • counter
    说明:  基于fpga的计数器模块 分频 可移植 完美实现(Perfect realization of frequency division and portability of counter module based on FPGA)
    2020-06-20 21:00:01下载
    积分:1
  • src
    yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)
    2021-01-20 14:38:41下载
    积分:1
  • 61EDA_C1202
    Altera大学计划程序包,基于Nios II的源代码(Altera University program package, based on the Nios II source code)
    2008-08-21 14:46:39下载
    积分:1
  • FPGA-design-of-wavelet-filter
    基于Verilog的小波滤波器程序设计的总结文档。(Verilog based wavelet filter program design summary document.)
    2016-03-09 11:19:24下载
    积分:1
  • 适用于FPGA的SOPC方面的程序开发方面,可以用于添加COMPENENT
    适用于FPGA的SOPC方面的程序开发方面,可以用于添加COMPENENT-Applicable to FPGA-SOPC procedures development, can be used to add COMPENENT
    2022-03-01 05:39:53下载
    积分:1
  • 在USB contreoller CRC5块
    crc5 bolck in usb contreoller
    2022-03-06 23:01:25下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载