登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-04-13 发布 文件大小:5.84 MB
0 150
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SV-Combinational-Logic
    system Verilog combinational logic
    2017-01-24 18:50:29下载
    积分:1
  • 一个很好的VHDL实现的功能模块程序,希望你可以用的上!
    一个很好的VHDL实现的功能模块程序,希望你可以用的上!-a good VHDL functional module procedures in the hope that you can use!
    2022-06-01 18:48:57下载
    积分:1
  • CodedLOCK
    基于FPGA的电子密码锁设计与实现,语言是VHDL语言,有注释(FPGA-based design and implementation of electronic locks, language is VHDL language, annotated)
    2013-08-27 21:37:06下载
    积分:1
  • SineGen
    Basic VHDL code to create a sine wave generator for an FPGA board.
    2014-01-24 01:04:15下载
    积分:1
  • dianzhen(ok)
    驱动8*8点阵块显示汉字,可以自己根据要显示的内容随意更改,已通过验证。(Blocks of 8* 8 dot matrix drive display Chinese characters, you can display the content according to their random changes, has been verified.)
    2010-12-28 16:42:07下载
    积分:1
  • VGA
    本科毕业设计,简易逻辑分析仪,重点在于用CPLD搭建显卡,输出VGA信号驱动显示器显示逻辑波形(A design for LA,use cpld to generate VGA signals.)
    2014-04-28 11:22:01下载
    积分:1
  • ISE
    设计一4位比较器,画出门级电路图,用verilog语言完成设计。 (Design a four comparators, drawing out level circuit diagram, complete the design using verilog language. )
    2015-12-11 21:16:12下载
    积分:1
  • 模块散播聚集 DMA
    模块化分散聚集 DMA 是连续或非连续的转移。如正常 DMA 或散点图聚集 DMA 配置的输入或输出的部分。
    2022-07-27 03:02:44下载
    积分:1
  • 讲解用FPGA及其他芯片组成视频处理的电路设计和PFGA的程序的实现...
    讲解用FPGA及其他芯片组成视频处理的电路设计和PFGA的程序的实现-Explain the use of FPGA and other video processing chips of the circuit design and FPGA realization of the procedure
    2022-06-12 17:12:42下载
    积分:1
  • ";Verilog HDL设计指南";5
    《Verilog HDL 程序设计教程》5-"Verilog HDL Design Guide" 5
    2022-04-21 22:39:14下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载