登录
首页 » VHDL » the CD

the CD

于 2023-04-27 发布 文件大小:766.16 kB
0 199
下载积分: 2 下载次数: 1

代码说明:

本CD-ROM包括《Verilog-HDL实践与应用系统设计》一书中的全部例子,这些例子全部通过了验证。第七章以后的设计实例,不仅有Verilog-HDL的例子,也附了包括VB、VC++等源程序,甚至将DLL的生成方法也详尽地作了说明。 -the CD-ROM include "Verilog-HDL Practice and Application System Design," a book the whole Examples of these examples were passed certification. After the seventh chapter, a design example is not only Verilog-HDL example, the report include VB, VC and other source files, even DLL generator also described in detail.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ep2c5 实现 逻辑门 verilog语言,quartus 2 仿真
    ep2c5 实现 逻辑门 verilog语言,quartus 2 仿真-ep2c5 the realization of logic gates verilog language, quartus 2 Simulation
    2022-09-08 22:10:08下载
    积分:1
  • pl_read_write_ps_ddr
    说明:  PL 和 PS 的高效交互是 zynq 7000 soc 开发的重中之重,常常需要将 PL 端的大量数据实时送到 PS 端处理,或者将 PS 端处理结果实时送到 PL 端处理,但是各种协议非常麻烦,灵活性也比较差,直接通过 AXI 总线来读写 PS 端 ddr 的数据,这里面涉及到 AXI4 协议,vivado 的 FPGA 调试等。(The efficient interaction between PL and PS is the top priority of zynq 7000 SoC development. We often need to send a large amount of data from PL to PS for real-time processing, or send the processing results from PS to pl for real-time processing. In general, we will think of using DMA for processing, but various protocols are very troublesome and the flexibility is poor. This course explains how to use Axi directly Bus to read and write DDR data of PS terminal, which involves axi4 protocol, FPGA debugging of vivado, etc.)
    2021-01-22 17:46:44下载
    积分:1
  • VerilogHDL
    基于verilog convolutional coding 的卷积编码(verilog convolutional coding )
    2012-05-09 22:56:42下载
    积分:1
  • part1
    Altera DE2 开发板试验2 第1部分VHDL答案(Altera DE2 Lab2 part1 VHDL answer)
    2011-11-17 19:02:19下载
    积分:1
  • I2C_read
    说明:  I2C读程序,通过状态机描叙,仿真达到要求(I2C Reading, depicts through the state machine, called Simulation)
    2006-04-07 15:51:19下载
    积分:1
  • VGA_Display(FPGA)
    在FPGA开发平台上,通过按键控制一个弹球小游戏。输出VGA显示信号输送到显示器上显示(On the FPGA development platform button control of a pinball game. VGA output signal is supplied to the display displayed on the display)
    2017-05-02 10:59:42下载
    积分:1
  • VHDL呼吸灯程序,VHDL学习例程
    本代码绝对真实可靠,VHDL语言写的FPGA呼吸灯。大家可以参考学习,对于VHDL入门还是很有帮助的。库 ieee ; 使用 ieee.std_logic_1164.all ; 使用 ieee.std_logic_arith.all ; 使用 ieee.std_logic_unsigned.all ;已通过编译,已实现呼吸灯功能。 
    2022-01-28 14:25:55下载
    积分:1
  • T8051
    IT8051,增强版的T51,兼容DW8051核的多数端口,IO需要扩展后使用
    2022-02-12 17:39:36下载
    积分:1
  • FFT_FPGA_Verilog-master
    xilinx ise开发环境中fft IP核调用,仿真(Xilinx ise development environment FFT IP core call, simulation)
    2018-07-08 23:28:46下载
    积分:1
  • G.hnMAC层功能代码MPDU ASSEMBLER
    G.hnMAC层功能代码,实现了MPDU的资源调度(G.gn MAC codeG.gn MAC codeG.gn MAC code)
    2011-05-18 11:23:08下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载