-
grlib-gpl-1.1.0-b4108
gaisler公司在2011年发布的的leon3的源代码!(source code of leon3 )
- 2012-05-12 00:12:20下载
- 积分:1
-
Great guide for writing VHDL
Great guide for writing VHDL
- 2023-05-21 15:20:03下载
- 积分:1
-
基于任意波形发生器的实现可编程逻辑器件…
基于可编程逻辑器件实现任意波形发生器VHDL源代码-Programmable logic device based on the arbitrary waveform generator implementation VHDL source code
- 2023-05-09 22:45:03下载
- 积分:1
-
关于vhdl的一些例子
关于vhdl的一些例子-on some of the examples of VHDL
- 2022-01-28 04:13:20下载
- 积分:1
-
单片机课程设计——交通灯_1
说明: 一个交通灯设计,简单的实现,没有添加其他的显示管(Traffic Light System)
- 2020-06-21 10:40:02下载
- 积分:1
-
基于FPGA的数字频率计VHDL源码(精确到1.1hz至20.0mhz)
当时是用于课程设计而编写的代码,经过的运行没有错误。精确率很高。基于FPGA的数字频率计VHDL源码(精确到1.1hz至20.0mhz)
- 2022-02-14 20:48:42下载
- 积分:1
-
wireless_communication_FPGA
数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
- 2015-01-30 22:03:45下载
- 积分:1
-
VHDL语言实现摄像头的捕捉和采集,通过仿真验证,很好哈
VHDL语言实现摄像头的捕捉和采集,通过仿真验证,很好哈-vidicon s catch and collection in VHDL
- 2022-09-22 03:05:04下载
- 积分:1
-
atom.2007.12.tar
Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C
- 2008-05-12 10:13:23下载
- 积分:1
-
使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭...
使用VHDL语言,对Altera公司的DE2开发板进行开发,本例实现了对板上7段数码管的显示,在niosiiIDE上基于硬件实现小灯的循环亮灭-Using VHDL language, on Altera s DE2 development board for development, which in this case the realization of paragraph 7 of the on-board digital tube display, in niosiiIDE hardware implementation based on a small circle of bright lights out
- 2022-03-17 06:00:39下载
- 积分:1