登录
首页 » VHDL » SDRAM基础性控制核 很有用的 VHDL状态机实现

SDRAM基础性控制核 很有用的 VHDL状态机实现

于 2022-07-10 发布 文件大小:11.86 kB
0 150
下载积分: 2 下载次数: 1

代码说明:

SDRAM基础性控制核 很有用的 VHDL状态机实现-SDRAM control of the nuclear basic useful VHDL state machine implementation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8位相等比较器,比较8位数是否相等
    8位相等比较器,比较8位数是否相等 -- 8-bit Identity Comparator -- uses 1993 std VHDL -- download from www.pld.com.cn & www.fpga.com.cn-eight other phase comparators, Comparing the same whether the median 8-- 8-bit Identity Comparator-- uses 1993 std VHDL-- download from www.pld.com.cn
    2022-06-21 10:57:15下载
    积分:1
  • DE2_PS2_Example
    PS2 Module for Altera DE2
    2017-06-20 21:04:32下载
    积分:1
  • hanming
    用Verilog语言实现汉明编码,很粗燥,是大三的时候做的(With the Verilog language Hamming code, it is rough dry, a junior at the time to do)
    2010-10-01 13:08:16下载
    积分:1
  • multiplier
    32位乘以32位乘法器,由datapath 和控制中心组成,输出64位结果(32bits by 32 bits multiplier )
    2012-03-26 11:55:39下载
    积分:1
  • quartus工具入门文档,altera公司官方软件翻译全文。
    quartus工具入门文档,altera公司官方软件翻译全文。-tool for quartus entry documents, altera company official translation of the full text of the software.
    2022-05-25 20:37:44下载
    积分:1
  • Lpfilter_20190503
    说明:  环路滤波器是通信信号调制解调中最重要的一个部分,环路滤波器设计的好坏将直接影响到接收机的性能指标,二阶锁频辅助三阶锁相环路滤波器可以稳定跟踪具有加加速度的信号源,是现代通信中非常实用的技术,本文中详细编写了单载波信号产生模块、信道噪声模块、数字正交下变频模块、鉴频鉴相模块、环路滤波器模块,并包含了完整的testbench模块,对于初学者非常有用。(Loop filter is the most important part of communication signal modulation and demodulation. The design of loop filter will directly affect the performance index of receiver. The second-order frequency locking assisted third-order phase-locked loop filter can stably track the signal source with acceleration speed, which is a very practical technology in modern communication. In this paper, the single carrier signal generation module and channel noise are written in detail Sound module, digital orthogonal down conversion module, frequency and phase detection module, loop filter module, and contains a complete testbench module, which is very useful for beginners.)
    2020-11-11 01:27:25下载
    积分:1
  • code
    其中两个项目自己做的:一个是雷达模拟跟踪,基于FPGA/CPLD的,里面包含了PCB和VHDL码,还有一个是SDIO的驱动程序(包括PCB原理图,SDIO协议方面的资料还有就是源码,这项目可用),还有一些嵌入式方面的资料,如TCP/IP协议栈的实现,FPGA的一些仿真实例(Two of the projects themselves to do: a tracking radar simulator is based on FPGA/CPLD)
    2007-10-17 16:54:10下载
    积分:1
  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • FPGA_four_num_code_lock
    说明:  基于EasyFPGA030的四位数字密码锁。(Based on the four-digit lock EasyFPGA030.)
    2010-04-29 15:16:29下载
    积分:1
  • UART
    A simple preoteus based design to display the characters typed int the keyboard into LCD using UART of 8051.Plz make sure that TTL to RS232 is inserted in between the microcontroller and virtual terminal which is not shown in the design.
    2009-12-24 00:04:13下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载