登录
首页 » VHDL » 8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4...

8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4...

于 2023-07-28 发布 文件大小:1.19 kB
0 202
下载积分: 2 下载次数: 1

代码说明:

8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4-bit magnitude comparator with expansion inputs-eight compared with the size of the VHDL source code, Magnitude Comparator VHDL description of a 4-bit magnitude comparator inputs with expansion

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • shuzi
    讲述了全数字信号发生器部分频率值测算的表格(Full digital signal generator frequency value calculation form )
    2011-12-17 00:55:01下载
    积分:1
  • rscode
    RS编码器在fpga上的实现,用的modelsim开发环境(RS encoder in the realization of the fpga, development environment used in modelsim)
    2009-06-11 21:45:49下载
    积分:1
  • ddsProm
    dds 频率可控,32位 输出为12位 已含有.hex文件,直接装载致ROM即可~(dds frequency-controlled, 32-bit output is 12 already contains. hex file can be loaded directly caused ROM ~)
    2013-06-13 10:07:16下载
    积分:1
  • f500
    verilog coding for butterworth filter with cut off frequency with 500hz
    2014-02-19 15:37:09下载
    积分:1
  • SPI_UART
    SPI读写AD9361,通过串口回读关键寄存器读写是否正确。(SPI reads and writes AD9361, reads and writes the key registers correctly through the serial port.)
    2018-11-19 10:54:24下载
    积分:1
  • 可综合的Verilog语法(剑桥大学,影印)
    可综合的Verilog语法(剑桥大学,影印).(A comprehensive Verilog Grammar (University of Cambridge, photocopy).)
    2018-01-13 00:32:05下载
    积分:1
  • Dc to use a very good book a very good use of books dc
    一个非常好的dc使用书籍 一个非常好的dc使用书籍-Dc to use a very good book a very good use of books dc
    2022-03-02 00:03:36下载
    积分:1
  • 2022-06-02 03:55:25下载
    积分:1
  • 使用Veriolog hdl 编写手机屏测试程序.
    使用Veriolog hdl 编写手机屏测试程序.-Veriolog hdl prepared to use cell phone screen test.
    2023-04-25 00:20:03下载
    积分:1
  • hls_bluebook
    非常好的catapult学习书, catabult 可用于高级综合,由c产生vhdl/verilog(very nice book for catabult study)
    2011-08-18 16:15:08下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载