登录
首页 » VHDL » 8051 VHDL核心,内有说明,很详细,值得下载…

8051 VHDL核心,内有说明,很详细,值得下载…

于 2022-07-08 发布 文件大小:722.00 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

8051单片机VHDL内核,内有说明,很详细,值得下载-8051 VHDL core, which has made it clear that, in great detail, it is worth downloading

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vga
    利用FPGA控制VGA显示器显示字符汉字的程序,里面有注释。(VGA display with FPGA control procedures Kanji characters, there are comments.)
    2013-11-25 11:59:13下载
    积分:1
  • Single-CPU
    说明:  简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
    2020-06-16 12:28:32下载
    积分:1
  • ReliabilityByFORM
    first order reliability method
    2014-07-21 16:59:32下载
    积分:1
  • TimingController
    能够实现 LCD时序驱动,通常cpu送出的信号为data bus信号,液晶屏幕并不能正常显示,需要lcd driver(LCD timing controller, usually cpu send out the data bus signal, so the lcd driver can t display normally, need the driver)
    2011-02-15 21:05:08下载
    积分:1
  • 11阶滤波器的verilog编程语言,可很好的实现滤波功能。
    11阶滤波器的verilog编程语言,可很好的实现滤波功能。-11-order filter verilog programming language, can achieve very good filtering.
    2023-01-07 03:40:03下载
    积分:1
  • 测试人体视觉的反应时间,可以作为vhdl编程的练习之用,也可以更进一步的开发成为具有商业价值的产品,这里面只是能够实现测试人体视觉反应时间的基本功能的程序...
    测试人体视觉的反应时间,可以作为vhdl编程的练习之用,也可以更进一步的开发成为具有商业价值的产品,这里面只是能够实现测试人体视觉反应时间的基本功能的程序-Test of human visual reaction time, can be used as VHDL programming exercises used can also be further developed into products with commercial value, there is only able to realize the human visual reaction time test the basic functions of the procedures
    2022-10-07 16:40:02下载
    积分:1
  • Code-Verilog
    this is code verilog
    2012-05-09 22:02:56下载
    积分:1
  • 8位数字显示的简易频率计
    (1)能够测试10HZ~10MHZ的方波信号; (2)电路输入的基准时钟为1HZ,要求测量值以8421BCD码形式输出; (3)系统有复位键; (4)采用分层次分模块的方法,用Verilog HDL进行设计,并对各个模块写出测试代码; (5)具体参照说明文档(包含源代码,仿真图,测试波形,详细的设计说明)(A square wave signal capable of testing 10HZ~10MHZ; (2) the reference clock input by the circuit is 1HZ, and the measured value is output in the form of 8421BCD code; (3) the system has a reset key; (4) adopt the method of layering sub sub module and design with Verilog HDL; (5) write test simulation program.)
    2020-12-02 02:59:26下载
    积分:1
  • NN-using-FPGA
    thesis about design and implementation neural network using FPGA
    2013-12-29 16:23:52下载
    积分:1
  • vedic_Code
    vedic multiplication
    2015-11-16 19:19:40下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载