登录
首页 » VHDL » fpga VHDL语言,控制DDS产生频率可变的正弦波信号扫频

fpga VHDL语言,控制DDS产生频率可变的正弦波信号扫频

于 2022-06-29 发布 文件大小:2.63 MB
0 148
下载积分: 2 下载次数: 1

代码说明:

fpga VHDL语言,控制DDS产生频率可变的正弦波信号扫频-FPGA VHDL DDS

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD9226_easy
    基于赛林思FPGA芯片, 控制采集芯片AD9226的程序(FPGA control AD9226 program)
    2020-12-06 21:09:22下载
    积分:1
  • pll_carrier_syn
    本程序是锁相环的仿真程序,具有接收端载波同步的功能。注释详尽,程序规范。发端的调制方式有单载波调制,BPSK调制,QPSK调制可供选择。程序中有星座图,锁相环的频差、相差图,以及解调后的基带波形。(This program is a phase-locked loop simulation program, the with carrier synchronization receiving end function. Notes detailed program specifications. The originator of the modulation scheme to choose a single carrier modulation, BPSK modulation, QPSK modulation. Program constellation diagram, the PLL frequency difference, a difference of FIG, and the demodulated baseband waveform.)
    2013-04-11 09:18:49下载
    积分:1
  • filter
    说明:  A low pass filter module based on FPGA, easy to transplant
    2020-05-04 10:21:42下载
    积分:1
  • cntl_ddr3(xilinx)
    xilinx ddr3最新VHDL代码,通过调试(xilinx ddr3 latest VHDL code through debugging)
    2007-12-05 23:03:10下载
    积分:1
  • interr_timer0
    interruption routine for PIC16F877
    2009-12-30 00:43:05下载
    积分:1
  • 串口模块程序,可以实现串行发送和接收功能,比特率可以不断调整,数据的长度是可以改变的...
    串口模块程序,可以实现串行发送和接收功能,比特率可以不断调整,数据的长度是可以改变的-Serial port module program, you can achieve the serial send and receive functions, and bit rate can be continuously adjusted, the data length can be changed
    2022-11-12 23:30:03下载
    积分:1
  • Quartus a complete design examples, examples from installation to completion, th...
    quartus一个完整的设计例子,从安装到实例完成,仿真等全过程,适合从0开始的初学者-Quartus a complete design examples, examples from installation to completion, the entire process of simulation, etc., suitable for the beginner to start from 0
    2022-07-26 09:40:40下载
    积分:1
  • code
    代码文件夹: ARVI_FSM.v为顶层文件,用于模拟时用。 dataHex.dat 为模拟输入文件(只有10行,象征的意思。实际我们模拟时,dataHex.dat文件足有1个多GB) dataFormat.dat为输入文件对应的带格式的文件 使用modelsim模拟时,将dataHex.dat名字改为CPUContext.txt 结果: result.txt (Code folder: ARVI_FSM.v for top-level documents used for the simulation. dataHex.dat for analog input files (only 10 line, the meaning of the symbol. actual simulation we, dataHex.dat documents have more than one full GB) dataFormat.dat for the input file the corresponding file with modelsim simulation used to dataHex.dat name to CPUContext.txt results: result.txt)
    2009-06-21 19:14:37下载
    积分:1
  • SCAN_LED
    基于EDA技术中的对LED扫描电路的实验,程序能成功运行,能直接在开发板上看实验结果(EDA-based LED technology to scan the experimental circuit, the program can run successfully, can see directly in the development of on-board results)
    2009-06-05 11:49:53下载
    积分:1
  • m_ca7
    verilog编写的基于CA算法的m序列发生器,其中验证了多种CA系数来实现m序列。(CA-based algorithm written in verilog m-sequence generator, which verify the CA factor to achieve a variety of m-sequence.)
    2011-10-26 14:33:59下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载