登录
首页 » VHDL » quartus环境下开发的三人表决器(三种不同的描述方式)maxplusII兼容...

quartus环境下开发的三人表决器(三种不同的描述方式)maxplusII兼容...

于 2022-06-27 发布 文件大小:1.17 kB
0 191
下载积分: 2 下载次数: 1

代码说明:

quartus环境下开发的三人表决器(三种不同的描述方式)maxplusII兼容

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 091655
    基于fpga的coms摄像头 扫描,参考文献,(Fpga based on the coms camera scan, reference literature,)
    2010-08-09 01:03:12下载
    积分:1
  • ram_dp_sr_sw[1]
    dual port ram control (dual port ram control dual port ram control dual port ram control)
    2011-06-07 10:47:03下载
    积分:1
  • 用VHDL语言编程完成数码管0
    用VHDL语言编程完成数码管0-255数字的显示-VHDL language programming with the 0-255 number to complete the display of the digital control
    2023-04-25 03:25:03下载
    积分:1
  • 数字频率计
    设计一简易数字频率计,其基本要求是: 1)测量频率范围0~999999Hz; 2)最大读数999999HZ,闸门信号的采样时间为1s;. 3)被测信号可以是正弦波、三角波和方波; 4)显示方式为6位十进制数显示; 5)具有超过量程报警功能。 5)输入信号最大幅值可扩展。 6)测量误差小于+-0.1%。 7)完成全部设计后,可使用EWB进行仿真,检测试验设计电路的正确性。(The basic requirements of designing a simple digital frequency meter are: 1) The measuring frequency range is 0-999999 Hz. 2) The maximum reading is 999999HZ, and the sampling time of gate signal is 1 s. 3) The measured signal can be sine wave, triangle wave and square wave. 4) The display mode is 6-bit decimal number display. 5) It has alarm function beyond range. 5) The maximum amplitude of input signal can be expanded. 6) The measurement error is less than +0.1%. 7) After completing all the design, EWB can be used to simulate and test the correctness of the circuit.)
    2019-06-20 12:47:51下载
    积分:1
  • VHDL source code of the 100 cases, including the addition, subtraction, storage,...
    VHDL的源码100例,包括加法、减法、存储、触发等,是初学者、开发人员的必备手册-VHDL source code of the 100 cases, including the addition, subtraction, storage, trigger and so on, is for beginners, developers must Manual
    2022-06-28 13:10:26下载
    积分:1
  • jiaotongled
    该源码用vhdl语言制作了一个简单的交通灯,方便大家学习~~(The source vhdl language produced by a simple traffic light, facilitate learning ~ ~)
    2010-11-20 14:44:36下载
    积分:1
  • 基于VHDL的UART控制器设计
    UART模块的VHDL语言设计(Design of VHDL language based on UART module)
    2017-11-13 23:56:26下载
    积分:1
  • PCIe
    本书共由三篇组成。其中第一篇由第1~3章组成,介绍PCI总线的基础知识。第二篇 由第4~13章组成,介绍PCIExpress总线的相关概念。第二篇的内容以第一篇为基础。(This book comprises a total of three components. The first chapter from the first 1-3 chapters, introduces the basics of the PCI bus. Second by the first 4 to 13 chapters, introduces concepts related PCIExpress bus. The contents of the first to second basis.)
    2020-06-26 17:20:02下载
    积分:1
  • Decodificador
    System Verilog decodificator. Enters a value(binary), drops hundreds, tens and units in BCD
    2013-05-15 02:11:45下载
    积分:1
  • ASKMod
    ASK调制信号的verilog VHL设计,在ise中实现了ASK信号的调制解调。(ASK modulation signal verilog VHL design, in ise to achieve the ASK signal modulation and demodulation.)
    2017-04-17 10:46:19下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载