-
基于ALtera公司的若干款FPGA的调试经验,对初学者有重要价值
基于ALtera公司的若干款FPGA的调试经验,对初学者有重要价值-ALtera a number of sections based on the company" s FPGA debugging experience, great value for beginners
- 2022-05-19 11:30:26下载
- 积分:1
-
sanjose_hdlcon
FFT implementation using C program
- 2014-02-11 21:01:40下载
- 积分:1
-
de2 vga controller board can also be used for other development
de2 vga控制器,也可用于其他板子开发-de2 vga controller board can also be used for other development
- 2022-05-17 01:30:37下载
- 积分:1
-
NAND flash控制器VHDL代码
该资料为基于FPGA 的NAND flash控制器研究,语言为VHDL,代码已通过仿真验证
- 2022-01-25 21:00:37下载
- 积分:1
-
Masseffect-3---Jane-Shepard
超級好用
25M~100HZ的除頻器
寫了好久 超級實用
歡迎下載(Super easy to 25M ~ 100HZ of divider wrote a long time super practical welcome to download)
- 2013-09-13 13:33:13下载
- 积分:1
-
wishbone
wishbone接口的设计,在交换机和MAC之间建立wishbone接口(the wishbone interface design, wishbone interface between the switch and MAC)
- 2012-12-05 12:22:24下载
- 积分:1
-
VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码....
VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, one that contains principles, truth table and schematic, as well as VHDL source code.
- 2022-12-29 08:25:03下载
- 积分:1
-
freeDev数字应用开发板中的VGA控制器的IP核的verilog实现
freeDev数字应用开发板中的VGA控制器的IP核的verilog实现-freeDev digital application development board of the VGA controller IP core implementation of the verilog
- 2022-03-01 11:34:28下载
- 积分:1
-
color_bar
彩条产生程序。。。。720p需添加74.25M时钟(colorbar generation. need 74.25mhz clock if 720p gen)
- 2020-06-22 06:20:01下载
- 积分:1
-
i2c
说明: 本文研究的IIC总线控制器具有如下特征
1.兼容飞利浦I2C标准,以主机模式与外围设备进行数据通信,对IIC从机模型进行读/读,读/写,写/写,写/读[18]。
2.多主操作
3.软件可编程时钟频率
4.时钟拉伸和等待状态生成
5.软件可编程确认位
6.时钟同步设计
7.仲裁中断丢失,自动转移取消
8.开始/停止/重复启动检测/确认生成
9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics.
1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18].
2. Multiple Main Operations
3. Software programmable clock frequency
4. Clock stretching and waiting state generation
5. Software Programmable Confirmation Bit
6. Clock Synchronization Design
7. Loss of arbitration interruption and cancellation of automatic transfer
8. Start/Stop/Repeat Start Detection/Verification Generation
9. Bus busy detection)
- 2019-06-18 12:18:10下载
- 积分:1