-
FFT2
适用于NIOS II的1024点FFT C算法( 1024-point FFT C algorithm for NIOS II)
- 2010-12-04 15:32:44下载
- 积分:1
-
spi
VHDL实现SPI功能源代码
-- The SPI bus is a 3 wire bus that in effect links a serial shift
-- register between the "master" and the "slave". Typically both the
-- master and slave have an 8 bit shift register so the combined
-- register is 16 bits. When an SPI transfer takes place, the master and
-- slave shift their shift registers 8 bits and thus exchange their 8
-- bit register values.(SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the )
- 2021-04-29 10:58:43下载
- 积分:1
-
VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.
用FPGA模拟VGA时序、模拟PS/2总线的键盘接口VHDL源代码,基于Xilinx spartan3-VGA FPGA timing simulation, simulation PS/2 keyboard interface bus VHDL source code, Based on Xilinx spartan3
- 2023-01-19 01:15:04下载
- 积分:1
-
四种常用FPGA设计技巧,包括乒乓结构等。
四种常用FPGA设计技巧,包括乒乓结构等。-Four kinds of commonly used FPGA design skills, including ping-pong structure.
- 2022-05-19 22:16:35下载
- 积分:1
-
VHDL for the hardware interface on the 8237 programming, you can carrying out fp...
关于vhdl对硬件接口8237的编程,可以在进行fpga/cpld设计是作为模块用到-VHDL for the hardware interface on the 8237 programming, you can carrying out fpga/cpld design is used as a module
- 2023-02-20 14:55:04下载
- 积分:1
-
2ASK
2ask调制与解调的源代码,经过测试可用(2ask modulation and demodulation source code is available, tested)
- 2012-12-09 21:27:49下载
- 积分:1
-
alu
the 8 bit alu by verilog
- 2011-05-26 11:25:43下载
- 积分:1
-
rs485_uart
fpga的RS485代码,非常容易,适合学习(the code of rs485 in fpga, very easy,suitable for learning)
- 2019-07-11 14:24:54下载
- 积分:1
-
FPGASPI
FPGA SPI 主要模块全部涵盖 时序解释 与DSP通信(FPGA SPI Timing interpretation covering all main modules communicate with the DSP)
- 2020-12-09 13:49:20下载
- 积分:1
-
FIR滤波器的基本Verilog代码实现
FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
- 2023-05-26 13:40:03下载
- 积分:1