登录
首页 » VHDL » 键盘输入液晶模块显示字符,在液晶显示屏上显示从PS2键盘输入的字符...

键盘输入液晶模块显示字符,在液晶显示屏上显示从PS2键盘输入的字符...

于 2022-10-02 发布 文件大小:748.54 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

键盘输入液晶模块显示字符,在液晶显示屏上显示从PS2键盘输入的字符-Keyboard input LCD display module characters displayed in the LCD screen from the PS2 keyboard input characters

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FifoinFIFO
    systemc实现的一个fifo,对想要学习systemc的同学很有帮助哦(A fifo systemc achieved, the students want to learn systemc helpful oh)
    2021-04-18 00:28:52下载
    积分:1
  • 步进电机位置系统 步进电机位置系统block symbol file 步进电机位置系统的Verilog HDL程序设计 已编译通过
    步进电机位置系统 步进电机位置系统block symbol file 步进电机位置系统的Verilog HDL程序设计 已编译通过-Stepper motor stepper motor position location system system block symbol file location stepper motor system Verilog HDL program design has been compiled through
    2022-04-25 13:54:32下载
    积分:1
  • ambe_rx_tx
    AMBE2000的压缩数据输出输入的Verilog代码,实现了自回环(loopback)效果. 希望对学习verilog语言的同学有所帮助。(The Verilog code of AMBE2000. input and output of compressed data to achieve a self-loop (loopback) effect. hope to help the one who is studying the verilog language.)
    2014-03-19 08:55:46下载
    积分:1
  • ds180_7Series_Overview
    对赛灵思7系列的三种型号的FPGA进行了综述(xilinx 7 productin overview)
    2012-06-13 15:04:23下载
    积分:1
  • Quartus_17.1破解器_Windows_密码12345
    quartus 17.1 安装包,我现在用的就是(Quartus 17.1 installation kit, what I am using now is)
    2018-09-10 20:13:45下载
    积分:1
  • Generate_4fsk
    雷达信号产生4PSK简单脉冲信号很好用信号产生(Radar signal pulse signal generating 4PSK simple signal generating good)
    2013-06-22 23:10:05下载
    积分:1
  • key_xiaodou
    说明:  该资料是用vhdl编写的按键消抖程序,按键消抖在使用按键的数字电路中非常重要,如果不对按键信号进行处理,有可能会出现大量错误的按键信号。文件key_xd.vhd是按键消抖程序,文件key_xd.vwf是仿真波形文件。该程序已经通过仿真测试,并且在电路板上调试通过,效果理想。(The information is written in the key consumer vhdl shaking procedures, key consumer shaking in digital circuits using the buttons is very important, if not key signal processing, there may be a lot of the wrong button signal. File key_xd.vhd is key consumer shake procedure is the simulation waveform file key_xd.vwf file. The program has been tested by simulation and debugging in circuit board by, the results are satisfactory.)
    2010-04-26 16:13:57下载
    积分:1
  • FPGA_Timing_Constraints_byCamp
    简要地说明时序约束的内容,对入门级的朋友相当起到引导的作用(Briefly describes the content of timing constraints on entry-level friends rather play a guiding role)
    2013-10-30 23:20:53下载
    积分:1
  • vhdl programming from beginner level
    vhdl programming from beginner level
    2022-02-04 01:13:09下载
    积分:1
  • 用VERILOG HDL实现的任意 频率分频器源代码,是一个通用的程序...
    用VERILOG HDL实现的任意 频率分频器源代码,是一个通用的程序-With VERILOG HDL realize arbitrary frequency divider source code, is a generic procedure
    2022-03-25 15:26:54下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载