-
CfgDDS_9910
dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
- 2015-04-21 22:03:50下载
- 积分:1
-
DDR2 SDRAM 控制器的FPGA实现
DDR2 SDRAM 控制器的FPGA实现-DDR2 SDRAM controller FPGA to achieve
- 2022-03-22 23:48:44下载
- 积分:1
-
verilog_show10
基于VHDL编写的10进制显示输出,基于16进制的10进制控制,适合初学者(VHDL-based display output written in decimal, hexadecimal, 10 hexadecimal-based control, suitable for beginners)
- 2011-11-21 14:29:56下载
- 积分:1
-
hamming_encodeadecode
用Verilog语言编写的对m序列进行汉明码编译码的程序。具体实现为产生m序列后对其进行(7,4)汉明码编码并加错,然后将其纠错译码并输出,详细过程见仿真。(Written by Verilog m sequence of procedures for coding and decoding Hamming codes. Concrete realization of m sequence to produce its (7,4) hamming code and a mistake, and then error correction decoding and output, see the detailed process simulation.)
- 2011-04-22 16:46:39下载
- 积分:1
-
clock
软件开发环境:ISE 7.1i 仿真环境:ModelSim SE 6.0 1. 多功能数字钟(Software development environment: ISE 7.1i simulation environment: ModelSim SE 6.0 1. Multi-function digital clock)
- 2009-03-22 12:44:34下载
- 积分:1
-
20753
基于VHDL的FPGA开发快速入门·技巧·实例 ,电子工程师创新设计必备宝典系列之FPGA开发全攻,未来,FPGA 开
发能力对工程师而言将成为类似C 语言的基础能力之一,面对这样的发展趋势,你还能简单地将FPGA 当成一种逻辑器件吗?还能对FPGA 的发展无动于衷吗?(基于VHDL的FPGA开发快速入门·技巧·实例 )
- 2013-12-19 09:33:31下载
- 积分:1
-
An SRAM of the source program, it is the SRAM 256kbx16bit
一个sram的源码程序,它是256kbx16bit的sram-An SRAM of the source program, it is the SRAM 256kbx16bit
- 2022-05-27 20:08:48下载
- 积分:1
-
verilog支持noise噪声的端口port
verilog支持noise噪声的端口port, 可以用于仿真运行.
评估噪声影响
Verilog port that supports noise and can be used for simulation run.
Evaluate noise effects
- 2022-07-25 10:35:21下载
- 积分:1
-
LED
说明: 一个走马灯的程序,可以按照要求一个一个往后面按顺序点亮(A program for the lantern can be lit one by one according to the requirements.)
- 2019-06-28 15:18:09下载
- 积分:1
-
8bit的ALU实现
用vhdl语言编写的数字逻辑alu设计,实现包括逻辑运算乘法、加法和移位的运算功能,加入流水线处理,适用于初学硬件语言的同学们
- 2022-07-07 03:59:31下载
- 积分:1