-
piso8_ok_bingchuanzhuanhuan
本程序是用vhdl开发的实现并串转换功能的程序。(This procedure is developed using VHDL implementation and string conversion function of the program.)
- 2017-06-07 15:50:38下载
- 积分：1
-
RISC(精简指令集计算机)存储程序状态机的源代码
RISC(精简指令集计算机)存储程序状态机的源代码-RISC (reduced instruction set computer) stored procedures source code of the state machine
- 2022-06-30 22:23:03下载
- 积分：1
-
MultHalfBand
基于Matlab的FPGA数字半带滤波器设计(Matlab-based FPGA digital half-band filter design)
- 2013-01-30 16:08:00下载
- 积分：1
-
VerilogHDL_advanced_digital_design_code_Ch6
VerilogHDL_advanced_digital_design_code_Ch6
Verilog HDL 高级数字设计源码ch6(Advanced Digital Design VerilogHDL_advanced_digital_design_code_Ch6Verilog HDL source CH6)
- 2007-11-27 10:13:37下载
- 积分：1
-
FPGA realize for a good vga display routines, vhdl language.
针对FPGA一个实现vga显示的很好的例程，vhdl语言编写。-FPGA realize for a good vga display routines, vhdl language.
- 2022-01-24 09:45:51下载
- 积分：1
-
12864hanzixianshi
基于FPGA 的12864液晶显示汉字，用verilog编写的。(12864 liquid crystal display Chinese characters based on FPGA, written in verilog.)
- 2021-04-27 15:48:44下载
- 积分：1
-
55593402DDS_vhdl
DDS分频实现，全部代码的完整过程，包括截图等(DDS divider to achieve the complete process of all the code)
- 2013-05-15 16:49:55下载
- 积分：1
-
MX25L6445E--Verilog--v1.18
MX25L6445E开发时间，Verilog语言(MX25L6445E development time, Verilog language)
- 2011-07-20 15:11:31下载
- 积分：1
-
mdct_latest.tar
mdct, it contains DOC,MATLAB,source,synthesis.
- 2009-12-11 14:15:39下载
- 积分：1
-
xilinx CTC IPcore(encoder 和 decoder）的标准测试，未经信道加噪
xilinx CTC IPcore(encoder 和 decoder）的标准测试，未经信道加噪-the standard test of xilinx CTC IPcore (encoder and decoder) , without the channel with noise
- 2022-04-25 17:11:32下载
- 积分：1
