登录
首页 » VHDL » 四位抢答器

四位抢答器

于 2022-03-26 发布 文件大小:405.90 kB
0 181
下载积分: 2 下载次数: 1

代码说明:

设计一个可容纳四组参赛的数字式抢答器,每组设一个按钮供抢答使用。抢答器具有第一信号鉴别和锁存功能,使除第一抢答者外的按钮不起作用;设置一个主持人“复位”按钮,主持人复位后,开始抢答,第一答对一次加1分,答错一次减1分

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EDA-Cont-LED-201006
    FPGA-CPLD实习计数器7段数码管控制接口设计与LED显示控制,FPGA译码(FPGA-CPLD internship counter 7-segment LED control interface design and LED display control, FPGA decoder)
    2013-05-11 23:09:25下载
    积分:1
  • 适用于FPGA初学者,一个流水灯的程序,用VERILOG语言写的.
    适用于FPGA初学者,一个流水灯的程序,用VERILOG语言写的.-Applicable to FPGA beginners, a procedure for light water, using the Verilog language.
    2022-04-09 16:22:19下载
    积分:1
  • VHDLexample
    VHDL开发程序,有程序仿真的截图,方便验证调试结果。并有程序说明(VHDL 驴 陋 垄 鲁 脤臑貌 拢 卢 脫臑 鲁 脤臑貌 脗脮忙渭脛 陆 脴脥 录拢卢路陆卤 茫脩茅脰 陇 渭 梅 脢脭 陆 谩 鹿 没 隆 拢 虏 垄 脫臑 鲁 脤臑貌脣渭脙 梅)
    2008-04-10 16:11:04下载
    积分:1
  • fpga(CAN)
    fpga实现CAN总线控制器源码,每个项目都有说明文件,介绍使用方法。(fpga CAN Bus Controller source, each with explanatory documents on the use of methods.)
    2020-11-26 15:09:31下载
    积分:1
  • Toplevel VHDL Structural model of a system containing 8051
    Toplevel VHDL Structural model of a system containing 8051 -Toplevel VHDL Structural model of a system containing 8051
    2022-11-19 06:20:03下载
    积分:1
  • IC设计流程和设计方法
    IC的设计可以分为两个部分,分别为:前端设计(也称逻辑设计)和后端设计(也称物理设计),这两个部分并没有统一严格的界限,凡涉及到与工艺有关的设计可称为后端设计。(The design of IC can be divided into two parts: front-end design (also called logic design) and back-end design (also known as physical design). These two parts do not have a uniform and strict boundary, and the design related to process can be called back-end design.)
    2020-07-01 23:00:02下载
    积分:1
  • 课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部...
    课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部时钟: 1024Hz 测量波形: 方波 Vp-p = 3~5 V 硬件设备:Altera Flex10K10 五位数码管 LED发光二极管 编程语言:Verilog HDL / VHDL-curriculum design and FPGA design to achieve a digital frequency meter, the specific design requirements are as follows : measurement frequency range : 10Hz to 100KHz precision : F/F 2% external clock system : 1024Hz Waveform Measurement : square Vp-p = 3 ~ 5 V hardware : Altera Flex10K10 five digital LED light emitting diode programming languages : Verilog HDL/VHDL
    2022-07-04 09:14:33下载
    积分:1
  • 归档
    ddr3使用教学(DDR3 using teaching)
    2018-03-19 09:57:19下载
    积分:1
  • 现色彩空间转换R’G’B’ to Y’CbCr的VHDL源代码。
    现色彩空间转换R’G’B’ to Y’CbCr的VHDL源代码。-Kabuki现rough cleaning转Connaught distance RGB to Y CbCr cavity VHDL Daitou Tungsten measurements 。
    2022-05-22 05:05:55下载
    积分:1
  • This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...
    This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
    2022-04-07 07:47:24下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载