-
vhdl testbench的编写,textio的编写是一个难点,也是一个重点,而这是本人搜集的多篇关于textio的文章,同时附有简单注释!...
vhdl testbench的编写,textio的编写是一个难点,也是一个重点,而这是本人搜集的多篇关于textio的文章,同时附有简单注释!-vhdl testbench preparation, textio the preparation is a difficult, but also a focus, and this is my collection of articles on textio the article, at the same time with a simple note!
- 2022-10-01 22:10:03下载
- 积分:1
-
snake_VHDL
基于vhdl编写的贪吃蛇游戏,课程设计必备(Based on the VHDL language of the snake game, curriculum design essential)
- 2020-11-06 09:49:50下载
- 积分:1
-
soble
基于FPGA的Sobel边缘检测算法的实现与仿真。此程序提供算法的verliog实现。(Implementation and Simulation of Sobel edge detection algorithm based on FPGA. This program provides the verliog implementation of the algorithm.)
- 2017-08-30 16:06:04下载
- 积分:1
-
performance with rayleigh
说明: matlab bpsk with rayleigh performance expirement
- 2020-06-24 21:40:01下载
- 积分:1
-
simple_cpu
初学cpu结构的很好的verilog代码的示例,适合初学者(novice cpu structure of the good verilog code examples for beginners)
- 2007-03-03 01:05:16下载
- 积分:1
-
QPSK_modulation
利用FPGA实现QPSK数字调制。编程采用Verilog HDL语言。(By using the FPGA realization of QPSK digital modulation. Use Verilog HDL language programming.
)
- 2016-03-21 19:53:06下载
- 积分:1
-
TCM解码,VHDL代码,是我在工作中做的工程代码,时序稳定,里面有syn以及软判决的算法,经典...
TCM解码,VHDL代码,是我在工作中做的工程代码,时序稳定,里面有syn以及软判决的算法,经典-TCM decoder, VHDL code, yes, I do work in the project code, timing stability, There are syn and soft-decision algorithm, classic!
- 2022-09-27 21:25:03下载
- 积分:1
-
Slave-FIFO
详细讲解Slave FIFO模式下的初始化设置和相对应寄存器说明(Explain in detail the initial setup Slave FIFO mode and the corresponding register description)
- 2014-03-18 17:33:23下载
- 积分:1
-
based on VHDL development mcu with external device interface, mcu solve the high
基于VHDL语言开发的mcu与外部器件的接口程序,解决了高速mcu与低速外部器件的接口问题。-based on VHDL development mcu with external device interface, mcu solve the high-speed and low-speed external device interface.
- 2023-06-24 09:15:02下载
- 积分:1
-
processor
processor design istruction load pipeline ,hazard
- 2010-04-02 03:52:08下载
- 积分:1