网站首页

登录

this project is based on half adder ,full adder,half subtractor and full subtrac...

于 2022-12-30 发布文件大小:64.04 kB

 0  142

下载积分: 2 下载次数: 1

我要下载

代码说明：

this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. - this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

一款verilog设计的SRAM控制器svtb_ahb_sram
一款verilog设计的SRAM控制器，可以实现AHB总线控制的功能。(abcdefghijklmnopqrstuvwxyz)

2020-06-30 13:40:02下载

积分：1
1
说明： VGA图像显示，可实现图片和实现移动功能(VGA image display, enabling images and moving functions to achieve)

2014-07-03 11:17:12下载

积分：1
LCD例程 altera官方Verilog代码详尽简单实用
LCD例程 altera官方Verilog代码详尽简单实用-LCD routines altera official Verilog code is simple and practical details

2022-09-20 01:40:03下载

积分：1
ad73311
AD73311芯片的控制和数据程序，用于控制音频AD芯片。(AD73311 chip control and data program)

2021-02-01 23:20:00下载

积分：1
DigitalClock
数字钟：实验中用到的小程序，用于万年历中的模块(Digital clock: a small program used in the experiment, the modules for calendar)

2013-05-26 09:25:23下载

积分：1
pgaasm
is61lv25616简单的verilog程序，完成sram读写主要是基于FPGA(EP2C8Q208I8)下的SRAM驱动(1lv25616 simple verilog program, complete sram read and w1lv25616 simple verilog program, complete sram read)

2017-06-19 13:08:08下载

积分：1
MP3-coder
In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder. Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them includes all the VHDL source codes of the component.)

2013-08-06 15:40:24下载

积分：1
CAL
基于BCD码的十进制ALU设计，可实现加减乘除的功能(BCD to decimal ALU based design can achieve the arithmetic function)

2013-06-30 19:49:34下载

积分：1
MUX
Multipleksor 3 to 1 - 3x1bit in, 1x1bit out

2013-09-18 16:21:25下载

积分：1
verilog8B10B
8b10b编码方式，verilog语言实现，有测试程序。能成功编码。没有环回验证，读者可自行编写环回验证测试程序。(8b10b encoding, verilog language, test procedures. Successful encoding. No loopback verification, readers can write your own loopback verification test procedures.)

2014-04-08 13:37:34下载

积分：1

696516资源总数
106914会员总数
0今日下载