登录
首页 » VHDL » 流水线乘法器的VHDL实现,希望对你会有用!

流水线乘法器的VHDL实现,希望对你会有用!

于 2023-04-03 发布 文件大小:2.83 kB
0 154
下载积分: 2 下载次数: 1

代码说明:

流水线乘法器的VHDL实现,希望对你会有用!-Pipelined multiplier in VHDL implementation, you will want to use!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • GF_2_m_域乘法器的快速设计及FPGA实现,对于rs编翼码的理解和设计有帮助...
    GF_2_m_域乘法器的快速设计及FPGA实现,对于rs编翼码的理解和设计有帮助-Domain multiplier GF_2_m_ rapid design and FPGA realization for rs wing made the understanding of code and design has helped
    2022-04-25 05:12:28下载
    积分:1
  • pci_lpc_card_7612_0910
    基于PCI总线和LPC接口的POST主板诊断卡代码,已经通过fpga测试可以使用,性能非常稳定。(Based on the PCI bus and LPC POST motherboard diagnostic card code to interface fpga has passed the test can be used, the performance is very stable.)
    2021-04-02 22:59:07下载
    积分:1
  • LaurentCPM
    Laurent程序,用于CPM信号的调制,接收和分解,译码,以及判断(Laurent procedures for CPM modulation of the signal, and decomposition receiving, decoding, and to determine)
    2013-08-16 01:32:40下载
    积分:1
  • jpeg_fpga
    基于FPGA的JPEG解码,对开发图片解码的人有用。(FPGA-based JPEG decoding, the development of image decoding useful.)
    2014-02-24 09:19:22下载
    积分:1
  • Hoang_ha_PIC18_for_proteus.2
    library of protues aaaaaaaa
    2013-11-12 12:00:40下载
    积分:1
  • mico8_vhdl
    mico8  vhdl  project lattice出的小资源mcu 256luts  值得学习
    2022-03-18 14:26:11下载
    积分:1
  • xilinx_dna_read
    该模块已经成功运用在xilinx xc6slx45t,xc6slx75t多个产品中,经过实践证明,采用dna及其加密算法加密是一种成本低廉(无需另外加密芯片)可靠的加密手段。Xilinx Spartan-6 FPGA读取DNA数据并进行比较,产生比较结果信号输出。附带有xilinx DNA.ppt说明及调试注意事项。(The module has been successfully used in xilinx xc6slx45t, multiple xc6slx75t products, proven, and the encryption algorithm uses dna is a low-cost (no additional encryption chip) reliable means of encryption. Xilinx Spartan-6 FPGA reads the data and compare DNA to produce a comparison result signal output. Xilinx DNA.ppt comes with instructions and commissioning notes.)
    2020-10-15 20:07:29下载
    积分:1
  • 课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部...
    课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部时钟: 1024Hz 测量波形: 方波 Vp-p = 3~5 V 硬件设备:Altera Flex10K10 五位数码管 LED发光二极管 编程语言:Verilog HDL / VHDL-curriculum design and FPGA design to achieve a digital frequency meter, the specific design requirements are as follows : measurement frequency range : 10Hz to 100KHz precision : F/F 2% external clock system : 1024Hz Waveform Measurement : square Vp-p = 3 ~ 5 V hardware : Altera Flex10K10 five digital LED light emitting diode programming languages : Verilog HDL/VHDL
    2022-07-04 09:14:33下载
    积分:1
  • FPGA
    韩福柱老师FPGA实验源码,用vhdl语言在xilinx FPGA上实现,包括ad采集,温度传感器读取,秒表,跑马灯和按键次数统计4个实验(Han Fu teacher FPGA column experiment source code, vhdl languages on xilinx FPGA implementations, including ad acquisition, temperature sensor readings, stopwatch, marquees and keystrokes 4 experimental statistics)
    2017-01-06 15:54:53下载
    积分:1
  • zhaozhou_verilog
    usb3.0 物理层仿真,verilog编程(Start the physical simulation)
    2014-04-04 11:49:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载