-
GW48
vhdl语言试验箱GW48的各种模式引脚图。。(vhdl language the various modes of chamber GW48 pin map. .)
- 2010-01-20 13:20:28下载
- 积分:1
-
这是我在学习过程中编的数字钟的原程序,含各种时钟模块,以及计数器,累加器等,可以直接下载,已经编译通过!...
这是我在学习过程中编的数字钟的原程序,含各种时钟模块,以及计数器,累加器等,可以直接下载,已经编译通过!-This is my learning process in the middle of the 10-minute program, containing various clock module and the counter, accumulator, and can download, compile!
- 2022-07-19 00:32:21下载
- 积分:1
-
新建
MCP4725实现的i2c驱动程序,通过DA转换实现函数发生器(MCP4725 come ture i2c drive program,Through da conversion function generator in English)
- 2017-06-18 10:42:07下载
- 积分:1
-
TCON
用verilog编程的TCON模块(时序控制器)的程序(Verilog programming module with TCON (timing controller) program)
- 2013-06-26 10:50:59下载
- 积分:1
-
VHDL_modelling_guidelines是vhdl建模开发的指导资料
VHDL_modelling_guidelines是vhdl建模开发的指导资料-VHDL modeling VHDL_modelling_guidelines is guiding the development of information
- 2022-03-12 23:37:10下载
- 积分:1
-
Based on 12 of the MAX502 chip DAC chips in parallel procedures, the use of FPGA...
基于芯片MAX502的十二位并行DAC芯片的程序,利用FPGA中的ROM查表进行数据存储-Based on 12 of the MAX502 chip DAC chips in parallel procedures, the use of FPGA in the ROM look-up table for data storage
- 2022-05-18 20:20:32下载
- 积分:1
-
LCD的Spartan3E FPGA VI
LCD SpartaN3E fpga vi
- 2022-01-29 03:37:34下载
- 积分:1
-
FPGA_design
成功解决FPGA设计时序问题的三大点.word说明文档,很详细(FPGA design timing problems successfully solved the three points)
- 2010-07-19 16:16:28下载
- 积分:1
-
LDPC码校验节点(checknode)进行奇偶校验方程时的vhdl编程,硬件语言实现...
LDPC码校验节点(checknode)进行奇偶校验方程时的vhdl编程,硬件语言实现-LDPC check nodes (checknode) carried out at the time of parity equation VHDL programming, hardware language
- 2022-02-26 15:07:26下载
- 积分:1
-
getCPU
获取主机CPU信息,VS2008编译通过,含详细说明(Get information on the host CPU, VS2008 compiler, containing detailed instructions)
- 2014-11-27 10:07:21下载
- 积分:1