登录
首页 » VHDL » FPGA development board to write the Verilog code: function is from the client co...

FPGA development board to write the Verilog code: function is from the client co...

于 2022-03-17 发布 文件大小:21.12 kB
0 242
下载积分: 2 下载次数: 1

代码说明:

FPGA开发板上写的Verilog代码: 功能是从电脑端发送一个字节,然后把它接收回来。 -FPGA development board to write the Verilog code: function is from the client computer sends a byte, and then receive it back.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • my_uart
    一个简单的UART串口程序,能实现数据的发送与接收,但没有奇偶校验等验证数据传输是否正确。(A simple UART serial program, can send and receive data, but there is no parity and other validation data is correct.)
    2011-08-17 20:48:11下载
    积分:1
  • xilinx simulator programme of serial port
    xilinx的串口仿真程序-xilinx simulator programme of serial port
    2022-11-08 03:05:05下载
    积分:1
  • QAM发生仿真
    在Qaurtus环境下用Verilog输入实现64QAM信号的发生,用MATLAB协助验证,观察了PN序列对应的星座图。(Simulating generation of 64QAM RF Signal in Quartus II IDE,identified with MATLAB,constellation gram displayed.)
    2021-03-02 23:39:33下载
    积分:1
  • and VHDL source code
    VHDL与源代码包-and VHDL source code
    2022-07-21 05:42:10下载
    积分:1
  • utmi
    说明:  介绍USB PHY接口中的UTMI接口, 对使用Verilog进行USB接口编程具有帮助。(This paper introduces UTMI interface in USB PHY interface. It is helpful for programming USB interface with Verilog.)
    2021-03-17 21:39:21下载
    积分:1
  • HASH
    hash加速器的verilog实现,也用于fpga或asic(hash verilog rtl )
    2015-01-29 18:48:13下载
    积分:1
  • prj_ex_5
    自动化仿真平台的搭建使用代码,经过具体的仿真和优化,发现代码完全可用(The automated simulation platform is built using code, and after specific simulation and optimization, it is found that the code is fully available)
    2017-09-21 15:11:33下载
    积分:1
  • 基于fpga和xinlinx ise的usb端口vhdl程序,希望对你有所帮助!
    基于fpga和xinlinx ise的usb端口vhdl程序,希望对你有所帮助!-VHDL program for USB port based fpga and xinlinx ise, wish help for you!
    2022-02-05 00:39:46下载
    积分:1
  • fft1024
    1024点fft verilog hdl(1024-point fft verilog hdl)
    2020-09-08 20:28:02下载
    积分:1
  • DES
    说明:  自己写的DES的verilog实现。输入输出实现了并转串。(DES algorithm implemented in verilog.)
    2020-12-03 16:19:25下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载