-
dual_ram
说明: FPGA和双端口RAM的DDS任意波形发生器的实现(FPGA and dual-port RAM of the DDS Arbitrary Waveform Generator)
- 2009-07-27 16:32:36下载
- 积分:1
-
很不容易找到的资料,基于VHDL的频率计设计 希望有用
很不容易找到的资料,基于VHDL的频率计设计 希望有用-Not easy to find information on the frequency meter based on the VHDL design seek to help
- 2022-04-21 13:02:06下载
- 积分:1
-
EC-67-XT_en
LED based video wall tech spec
- 2012-12-20 20:27:37下载
- 积分:1
-
Add_sub_struc
8位加减器,八位减法器与加法器,用过一个控制端可以自由变换,采用移位加法方式,用途广泛,利用减法位补码加法的理论实现。(8 addition and subtraction, eight subtractor and adder, used a control terminal can freely change the using Shift addition, a wide range of uses, the use of subtraction complement addition theory to achieve.)
- 2012-05-14 20:36:26下载
- 积分:1
-
基于DDS的DA正弦波输出
Sample behavioral waveforms for design file sin_rom.vThe following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design sin_rom.v. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 3F0, 3F1, 3F2, 3F3, ...). The design sin_rom.v has one read port. The read port has 1024 words of 10 bits each. The output of the read port is unregistered. Fig. 1 : Wave showing read operation. The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until
- 2022-01-26 04:06:16下载
- 积分:1
-
EDAandVHDL
EDA技术与VHDL课件,利用EDA技术进行电子系统设计(EDA technology and VHDL courseware, the use of EDA technology for electronic system design)
- 2009-03-04 15:34:53下载
- 积分:1
-
ref-sdr-sdram-verilog
sdram控制器的开发程序,还有文档,可以参考以下(SDRAM controller development process, there is a document, you can refer to the following)
- 2008-06-13 22:15:41下载
- 积分:1
-
lsb 基于可见和不可见数字水印
< 跨度 style="font-size:12.0pt;line-height:150%;font-family:""> 通过大量数字交换数据生成新的信息安全需求。用户期望的健壮的解决方案将确保法,还保证多媒体文件的真实性。此项目的图像水印算法 usingLeast 有效位 (LSB) 算法被用于信息/徽标中嵌入图像。设计过程进行 theXilinx ISE 设计套件 12.4 和硬件描述语言使用 isVHDL。模拟设计和波形在 Isim(M.81d) 模拟器中得到验证。一旦完成了设计过程,设计但在 Spartan3 FPGA 板。带水印的图像是在 goodvisual 的质量并具有好的 PSNR 值。同时可见并推行 invisiblewatermarking 计划。建议 schemehas 的有效性已表现出与实验结果的援助。Watermarkingis 更可靠、 更经济比软件编码的硬件实现。在空间域中最常见的简单 watermarkingtechnique 是通过操纵最不重要位 (lsb) 整体像素为单位)。要嵌入的水印放置在碱基图像的 LSB。空间域是不太复杂,没有变换使用,但 isn"trobust 数字式图像中的攻击,信息可以直接插入 imageinformation 的每一点或更繁忙地区的图像可以计算这样以中不那么明显的图像部分的 hidesuch 消息
- 2022-03-22 20:46:03下载
- 积分:1
-
WORK
运用VC编程的带LCD显示的信号发生器可用三个开个调节输出三个波形(Signal generator can be used three to open a regulator output waveform using VC programming with LCD display)
- 2013-03-02 16:13:27下载
- 积分:1
-
adc_cfg
adc器件ads62p49配置代码,已在工程中验证可用(Temperature sensor DS18B20 parses the code, has verified the ADC device configuration code, has been verified available)
- 2020-11-04 16:29:51下载
- 积分:1