登录
首页 » VHDL » HDL的例子源代码2 / 5

HDL的例子源代码2 / 5

于 2022-03-11 发布 文件大小:186.50 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

HDL example source code 2/5 dff_en

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Receiver
    该程序是整个OFDM接收机的程序,希望对做这方面的朋友用些帮助,也希望朋友们和我一起探讨OFDM收发信机。(The program is the whole OFDM receiver process, hope to do in this area with some friends to help and also hope that friends and I explore OFDM transceiver.)
    2010-01-03 13:44:38下载
    积分:1
  • data_rom
    正弦信号发生器,用VHDL来完成,抗干扰能力较强,(Sinusoidal signal generator, using VHDL to accomplish, a strong anti-interference ability,)
    2009-07-15 22:44:02下载
    积分:1
  • sinwave
    使用verilog hdl语言编程正弦波信号,能仿真出结果(Can use verilog HDL language programming sine wave signal, the simulation results )
    2013-09-18 15:27:27下载
    积分:1
  • awb
    自动白平衡的verilog实现 通过逻辑实现了白平衡算法(awb design awb design awb design awb design awb design )
    2012-09-04 13:09:50下载
    积分:1
  • Using VHDL realize CPLD (EMP240T100C5) of the PWM output
    利用VHDL实现CPLD(EMP240T100C5)的PWM输出-Using VHDL realize CPLD (EMP240T100C5) of the PWM output
    2022-05-27 08:17:35下载
    积分:1
  • FSK信号发生器,基于VHDL语言,好用的!
    FSK信号发生器,基于VHDL语言,好用的!-FSK signal generator, based on the VHDL language, useful!
    2022-06-19 14:00:10下载
    积分:1
  • vhdl 计数器源程序,大家看看吧 vhdl 计数器源程序,大家看看吧...
    vhdl 计数器源程序,大家看看吧 vhdl 计数器源程序,大家看看吧-vhdl counter source, we see it vhdl counter source, we see it
    2022-08-21 00:34:32下载
    积分:1
  • AD7266Verilog
    AD7762配置程序,对学习很有帮助,值得下载使用。希望对大家有帮助。(AD7762 configuration program, to learn helpful, worthwhile download. Hope everyone has to help.)
    2021-02-24 13:39:40下载
    积分:1
  • DCT_IDCT
    DCT and Idct with vhdl and verilog
    2017-11-22 17:15:12下载
    积分:1
  • cppOrbitTools
    tle转换为六根数的c++源代码,英文原版代码,测试可用(tle converted to six the number of c++ source code, the English original code, test available)
    2021-03-16 10:49:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载