-
SineGen
Basic VHDL code to create a sine wave generator for an FPGA board.
- 2014-01-24 01:04:15下载
- 积分:1
-
FPGA测试程序SignalTap
AD9235FPGA编程 可AD采集信号 信号频谱检测 检测任意波形输入(AD9235FPGA programming allows AD to collect signal and spectrum detection and detect arbitrary waveform input.)
- 2020-11-24 20:39:34下载
- 积分:1
-
I2C
I2C的实现,可以扩展进而控制有关I2C的器件达到操作员的控制目的。(I2C implementations, can be extended further having control of the I2C device operator control purposes.)
- 2015-06-06 21:21:05下载
- 积分:1
-
clk_generator
时钟分频代码,PWM产生 RTL 源代码。(clock divider,PWM generator RTL Source Code)
- 2013-08-18 09:29:42下载
- 积分:1
-
基于Nios II开发板的VGA控制器的DE1控制…
基于NIOS II 的DE1开发板的VGA 控制器VGA控制模块主要控制VGA模块的开始和其运行的状态,需要写一个Avalon 从端口响应CPU的控制信号,继而控制整个模块的运行,-Based on the DE1 of the NIOS II development board VGA controller to control the VGA module VGA main control module and its operation began, and the need to write a response to Avalon from the CPU ports of the control signal, and then control the operation of the entire module,
- 2023-07-07 19:50:03下载
- 积分:1
-
VGA
verilog vga 图像处理(verilog vga)
- 2013-10-15 19:00:16下载
- 积分:1
-
m73a_nand_model
说明: Micron公司m73a系列nand flash仿真模型及测试文件(micron m73a series nand flash simulation model and testbench)
- 2011-03-25 22:17:32下载
- 积分:1
-
jiaotongled
该源码用vhdl语言制作了一个简单的交通灯,方便大家学习~~(The source vhdl language produced by a simple traffic light, facilitate learning ~ ~)
- 2010-11-20 14:44:36下载
- 积分:1
-
FPGA2-DSP2-EDMA
例程是基于quartus的,FPGA通过EMIF给DSP发送数据,里面包含了一个简单的状态机和一个基于IP核的fifo,适合初学者(Routine is the FPGA to send data to the DSP via EMIF, which contains a simple state machine and an IP-based core fifo, suitable for beginners)
- 2020-12-04 16:09:24下载
- 积分:1
-
UART
实现了UART的底层协议,加入了控制器,其波特率可以根据使用进行调整;发送模块、接收模块相互独立,互不影响。(Realization of the underlying protocol UART, joined the controller baud rate can be adjusted according to use transmission module, receiver module are independent of each other.)
- 2013-11-30 13:25:21下载
- 积分:1