VHDL实用教程（潘松）,非常经典讲解VHDL语言，包含基本语法及实例。...

说明：  十进制到十六进制转换的程序。程序要求从键盘取得一个十进制数，然后把该数以十六进制的形式在屏幕上显示出来。(Decimal to hex conversion program. Procedural requirements to obtain a decimal number from the keyboard, and then the hexadecimal number to be displayed on the screen.)

The deep lecture notes for basic digital system for cmos design

ADC7606的驱动代码，采用verilog实现(ADC7606 driver code, using Verilog to achieve)

Basic VHDL code to create a sine wave generator for an FPGA board.

掌握SDRAM数据读写、刷新、初始化以及FPGA串口收发时序，熟练FIFO IP核的生成和调用。(Master SDRAM data read and write, refresh, initialization and the timing of sending and receiving of the serial port of the FPGA, skilled in the generation and invocation of the FIFO IP core.)

基于verilog hdl编写的FPGA正弦信号发生器，已测试。(FPGA sine signal generator)

用VERILOG编写的VGA字符显示，可以在电脑屏幕上显示字符,已通过测试(Prepared with the VERILOG VGA character display, can display characters on a computer screen, has been tested)

一组练习，关于VHDL的一些基础的知识和练习可以参考一些具体的问题-A group of exercises, on a number of VHDL-based knowledge and practice can refer to some specific questions

说明：  彩条产生程序。。。。720p需添加74.25M时钟(colorbar generation. need 74.25mhz clock if 720p gen)

本文详细介绍了我们的电气工程项目；