网站首页

93 std

于 2022-02-25 发布文件大小:1.79 kB

 0  164

下载积分: 2 下载次数: 1

我要下载

代码说明：

-- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check-- download from : www.fpga.com.cn

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

UART(RS232)
用VERILOG语言实现的通用异步串行收发器（RS232收发器），波特率可设置，通讯稳定，已成功应用于实际项目。(VERILOG language with universal asynchronous serial transceivers (RS232 transceiver), the baud rate can be set, communication stability, has been successfully applied in actual projects.)

2021-04-01 10:59:08下载

积分：1
VHDL source VHDL source VHDL source
VHDL源码 VHDL源码 -VHDL source VHDL source VHDL source

2022-01-26 18:08:58下载

积分：1
font6x8
Fonts for LCD 162x64 (6x8)

2012-09-05 07:06:05下载

积分：1
i2c bus project implementation can be used in altera verification environment
i2c总线的工程实现，可以用在altera环境下验证-i2c bus project implementation can be used in altera verification environment

2022-04-29 14:30:18下载

积分：1
2
说明： ADV7179芯片的驱动程序，基于FPGA硬件实现，已经验证可以使用(ADV7179 chip drivers, FPGA-based hardware implementation has been verified using)

2011-02-21 16:06:56下载

积分：1
BPSK
FPGA实现BPSK调制，带Modelsim仿真，实际系统测试通过，载波信号，调制波信号频率可调(FPGA implementation BPSK modulation with Modelsim simulation, the actual system test, the carrier signal, modulated wave signal frequency adjustable)

2020-10-30 22:09:56下载

积分：1
托马斯的教科书Verilog。Verilog的托马斯在该领域的著名…
Thomas课本中的verilog例子。Thomas的verilog在可编程期间领域很有名-Thomas textbook example of verilog. Verilog Thomas in the field during the famous programmable

2022-03-07 05:06:40下载

积分：1
FPGA based implementation of a SDR
FPGA based implementation of a SDR - codes in Verilog HDL for the processor and control.-FPGA based implementation of a SDR- codes in Verilog HDL for the processor and control.

2022-12-18 09:05:03下载

积分：1
数字相位
PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上；顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF

2023-05-28 08:00:03下载

积分：1
TLC2543
使用Verilog实现的AD采样，很有用的！(Implemented using Verilog AD sampling, very useful!)

2020-11-18 15:59:39下载

积分：1

696516资源总数
106914会员总数
0今日下载

93 std

0 个回复

热门标签

热门下载