登录
首页 » VHDL » i2c bus project implementation can be used in altera verification environment

i2c bus project implementation can be used in altera verification environment

于 2022-04-29 发布 文件大小:74.45 kB
0 193
下载积分: 2 下载次数: 1

代码说明:

i2c总线的工程实现,可以用在altera环境下验证-i2c bus project implementation can be used in altera verification environment

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 由VHDL 语言实现的数控分频 利用的是QUARTUES环境已经得到验证...
    由VHDL 语言实现的数控分频 利用的是QUARTUES环境已经得到验证-By the NC VHDL language is the use of sub-frequency QUARTUES environment has been tested
    2023-01-20 00:20:04下载
    积分:1
  • vdhl
    4*4键盘设计,能运行,是我自己编译的,是初学者的工具(4* 4 keyboard design, can run my own compilation, is a tool for beginners)
    2009-11-07 01:14:35下载
    积分:1
  • xilinx原语的使用方法
    说明:  Xilinx原语的使用介绍,特别全面,希望对大家有所帮助,(Introduction to the use of Xilinx primitives, particularly comprehensive,I hope it will be helpful to you all.)
    2019-04-16 22:50:07下载
    积分:1
  • super fast debounce button on vhdl, xilinx xc
    super fast debounce button on vhdl, xilinx xc
    2022-10-30 03:20:04下载
    积分:1
  • verilog代码uart传输
    通过UART进行的低功耗低成本的数据传输TEQ再检查一下它,一旦它的writen用Verilog语言而且它是基于一个协议,你要指定更好的沟通自己的规则
    2022-01-30 23:50:40下载
    积分:1
  • 32bit_multiply
    包含32为乘法器的设计,用verilog语言实现,包括booth编码的实现,booth乘法器的实现,3_2压缩器的实现,4_2压缩器的实现,华伦斯树的实现,以及两个testbench文件用于测试。(Contains 32 multiplier design, verilog language, including booth encoding implementations, booth multiplier implementations, 3_2 compressor implementation 4_2 compressor to achieve and realize China Clarence tree, and two testbench file with the to the test.)
    2015-01-18 21:20:48下载
    积分:1
  • lesson38_lcd1602_clander
    基于Verilog语言编写的LCD1602显示的日历程序,类似时钟功能值得参考。(LCD1602 shows calendar program based on Verilog language, similar clock function is worth reference.)
    2019-05-26 09:29:18下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • 04_uart_test
    说明:  基于FPGA的串口发送和接收,使用的verlilog语言(Using Verilog serial port program, send and receive.)
    2020-10-13 10:33:10下载
    积分:1
  • verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的...
    verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的-random number generator to prepare Verilog source code, in the hardware circuit design applications. This procedure is in the LFSR and a CASR based on the
    2023-03-24 01:00:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载