登录
首页 » VHDL » FPGA based implementation of a SDR

FPGA based implementation of a SDR

于 2022-12-18 发布 文件大小:5.51 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

FPGA based implementation of a SDR - codes in Verilog HDL for the processor and control.-FPGA based implementation of a SDR- codes in Verilog HDL for the processor and control.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • classdiagramnew
    class diagram diagram for AIRS
    2015-06-10 22:44:10下载
    积分:1
  • Gen_Opto_Simplis
    Simetrix搭建的一个光传输仿真工程,很好的学习参考。(Simetrix built an optical transmission simulation project, a good reference for learning.)
    2018-09-15 00:22:03下载
    积分:1
  • memristor
    忆阻器的SPICE建模模型说明及仿真结果说明(Memristor SPICE modeling and simulation results show that the model describes)
    2020-11-29 17:09:31下载
    积分:1
  • 一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路
    一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路-A high-level training of internal information, are very valuable, readers can grasp the basic ideas FPGA
    2022-03-13 01:35:04下载
    积分:1
  • dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过.
    dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, water lamp demonstration. code test.
    2023-08-11 06:35:04下载
    积分:1
  • bhaswatiml
    matlab code for communication
    2013-11-07 00:43:24下载
    积分:1
  • AND
    this is "AND" gate implementation in VHDL
    2012-12-23 00:59:12下载
    积分:1
  • FIRVerilogHDL
    it is a fir filter program VerilogHDL.(it is a filter program VerilogHDL fir.)
    2007-04-12 22:21:26下载
    积分:1
  • WCDMA-Frequency-Domain-Interference-Cancellation-f
    WCDMA数字频域干扰抵消器,绝对的高手写的文档和代码,里面资料齐全方便自学,是很好的学习FPGA实现无线通信模块的资料。(WCDMA Frequency Domain Interference Cancellation figures, the absolute master of written documentation and code, which complete information to facilitate self-learning, is a very good learning FPGA implementation of wireless communications and information.)
    2010-10-31 23:22:34下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载