登录
首页 » VHDL » FPGA based implementation of a SDR

FPGA based implementation of a SDR

于 2022-12-18 发布 文件大小:5.51 kB
0 144
下载积分: 2 下载次数: 1

代码说明:

FPGA based implementation of a SDR - codes in Verilog HDL for the processor and control.-FPGA based implementation of a SDR- codes in Verilog HDL for the processor and control.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sig_detect
    使用信号功率计算,检测信号是否到达。从而控制后续模块,以减小系统功耗。(Signal power calculation, the detection signal to reach. To control follow-up modules to reduce system power consumption.)
    2012-08-08 15:30:13下载
    积分:1
  • VerilogHDLshejifengpingqihe32weijishuqi
    本文件介绍的是用VerilogHDL语言设计分频器和32位计数器.(This paper presents the design using Verilog HDL language Frequency Divider and 32 counters.)
    2007-01-14 17:33:50下载
    积分:1
  • count4
    这是一个基于Quartus2 开发环境的4输入加法器( 4adder basic on Quartus2)
    2013-08-04 09:45:07下载
    积分:1
  • GTX4
    光纤发送接收模块,verilog编写,主要用于光纤的发送和接收,波长1310nm(Fiber optic transmitter receiver module, verilog written primarily for transmitting and receiving the optical fiber, wavelength 1310nm)
    2016-06-28 14:06:40下载
    积分:1
  • 16位CUPIP核,完全运行的好的东西,可以直接拿来用的!
    16位CUPIP核,完全运行的好的东西,可以直接拿来用的!-16 CUPIP nuclear, full of good things to run, can be directly used to use!
    2022-07-27 19:00:19下载
    积分:1
  • AHBtoAPB
    AHBtoAPB设计基于AMBA总线协议的APB Bridge设计(AHB to APB designThe AHB to APB bridge interface is an AHB slave. When accessed (in normal operation or system test) it initiates an access to the APB.)
    2012-01-30 12:47:15下载
    积分:1
  • bldc_motor_control_design_example
    无刷直流电机 VHDL VERILOG 控制,速度环,RS232 串口接收发送 始终分频 PWM生成 电机相序 actel FPGA使用-VERILOG BLDC control of the use of actel FPGA( actel VERILOG BLDC control of the use of actel FPGA)
    2020-10-29 09:19:57下载
    积分:1
  • MTKhardwaretraing
    MTK平台硬件培训MTK平台硬件培训MTK平台 GSM双频手机接收信号 处理流程MTK平台 GSM双频手机接收信号 处理流程 (MTK platform hardware training platform hardware training MTK MTK GSM dual-band mobile phone platform to receive the signal processing)
    2010-08-05 00:12:33下载
    积分:1
  • 通信协议AHB_LITE
    AHB_Lite 通信协议的FPGA Verilog 设计(AHB_Lite communication protocol Verilog design in FPGA)
    2020-12-15 10:09:14下载
    积分:1
  • UART_generator
    UART自适应波特率发生器,其中是以文档的形式来介绍怎样实现UART波特率发生器的实现(Adaptive UART baud rate generator, which is in the form of a document to describe how to achieve the realization of UART baud rate generator)
    2009-12-23 12:10:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载