-
sportswatch
完整的跑表设计,时,分,秒都显示,希望能对大家有用,谢啦(Complete stopwatch design, hours, minutes, seconds, show, hoping to be useful for everyone,)
- 2009-12-09 11:25:27下载
- 积分:1
-
encoder_Z64_all_rate
Wimax矩阵的LDPC编码器,已通过modelsim仿真测试,并前在altera的FPGA板上通过测试,码率5/6,可进入代码内部修改参数,支持2/3,3/4其他2个码率,数据吞吐量为700M(Wimax based LDPC encoder, modelsim simulation passed, also passed on altera FPGA board, code rate 5/6, also support 2/3,3/4, throughout 700m)
- 2012-03-19 09:44:32下载
- 积分:1
-
彩条产生程序 color_bar
说明: 彩条产生程序。。。。720p需添加74.25M时钟(colorbar generation. need 74.25mhz clock if 720p gen)
- 2020-06-22 06:20:01下载
- 积分:1
-
这个程序执行的复用与解复用
this program performs multiplexing and demultiplexing
- 2022-10-04 09:30:03下载
- 积分:1
-
pcm
利用VHDL语言和模块化设计实现PCM编译码的功能,整体工程和代码全有。(PCM encode and decode by VHDL in Quartus2. )
- 2020-11-02 10:39:53下载
- 积分:1
-
串并转换程序,由串行输出转换为4位的并行输出
串并转换程序,由串行输出转换为4位的并行输出-String and the conversion process, from the serial output is converted to 4-bit parallel output
- 2022-04-12 06:17:43下载
- 积分:1
-
sdram
SDRAM驱动器,自己项目利用的,已经经过实际验证(sdram controller)
- 2010-01-28 14:13:35下载
- 积分:1
-
vga接口的工程实现,基于altera环境,需要的可以
vga接口的工程实现,基于altera环境,需要的可以-vga interface engineering implementation, based on altera environment, need to take a look at
- 2023-04-22 21:05:04下载
- 积分:1
-
DCT_IDCT
DCT and Idct with vhdl and verilog
- 2017-11-22 17:15:12下载
- 积分:1
-
使用MATLAB完成CDMA系统的相关接收机,其中哈达码矩阵为128阶,仿真比特信噪比为...
使用MATLAB完成CDMA系统的相关接收机,其中哈达码矩阵为128阶,仿真比特信噪比为-10DB-CDMA system using MATLAB to complete the relevant receivers, which Hadamard matrix of 128 bands, simulation-10DB-bit signal to noise ratio for
- 2022-06-27 04:04:51下载
- 积分:1