登录
首页 » VHDL » I2C Bus Controller ALTERA the VHDL source code

I2C Bus Controller ALTERA the VHDL source code

于 2022-01-25 发布 文件大小:1.56 MB
0 178
下载积分: 2 下载次数: 2

代码说明:

I2C总线控制器 altera提供的VHDL的源程序代码-I2C Bus Controller ALTERA the VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog,4、5分频器,5分频器占空比3:2
    verilog,4、5分频器,5分频器占空比3:2-Verilog, 4,5 dividers, five dividers ratio of 3:2
    2022-06-12 21:27:51下载
    积分:1
  • 79_ALU
    这也是VHDL语言编写的一个小程序,对于VHDL入门很有帮助~~(This is a small program VHDL language, VHDL entry-helpful ~ ~)
    2013-03-29 11:02:43下载
    积分:1
  • 32_lvds_test
    Xilinx 公司Spartan-6系列FPGA实现LVDS,带Modelsim仿真文件,已综合。(Xilinx Spartan-6 Series FPGA implements LVDS with Modelsim simulation file, which has been synthesized.)
    2020-11-30 20:59:27下载
    积分:1
  • 完成一个FIR数字滤波器的设计。要求: 1、 基于直接型和分布式两种算法。 2、 输入数据宽度为8位,输出数据宽度为16位。 3、 滤波器的阶数为1...
    完成一个FIR数字滤波器的设计。要求: 1、 基于直接型和分布式两种算法。 2、 输入数据宽度为8位,输出数据宽度为16位。 3、 滤波器的阶数为16阶,抽头系数分别为h[0]=h[15]=0000,h[1]=h[14]=0065,h[2]=h[13]=018F,h[3]=h[12]=035A,h[4]=h[11]=0579,h[5]=h[10]=078E,h[6]=h[9]=0935,h[7]=h[8]=0A1F。 -Completion of a FIR digital filter design. Requirements: one, based on the direct type and distributed two algorithms. 2, input data width of 8, the output data width of 16. 3, filter order of 16 bands, tap coefficients for h [0] = h [15] = 0000, h [1] = h [14] = 0065, h [2] = h [13] = 018F , h [3] = h [12] = 035A, h [4] = h [11] = 0579, h [5] = h [10] = 078E, h [6] = h [9] = 0935, h [7] = h [8] = 0A1F.
    2022-10-24 20:10:03下载
    积分:1
  • ytupn
    Very suitable for the study using computer vision, Analysis of the signal time domain, frequency domain, cepstrum, cyclic spectrum, etc. The performance of the program has reached a high level.
    2017-09-02 18:07:13下载
    积分:1
  • password
    verilog代码实现的数字密码锁。通过4个并行的10位移位寄存器,分别记录在时钟上升沿时A,B,C,D的输入情况,比如某上升沿输入A,相应时刻A对应的移位寄存器输入1,其他三个移位寄存器输入都为0.另外4个并行的10位寄存器记录密码。这样,密码锁不仅可以识别字符数量,还可以判断出字符的输入次序。(verilog code of digital lock. By four parallel 10-bit shift register, respectively, recorded in the clock rising edge A, B, C, D of inputs, such as a rising edge of input A, the corresponding moments A 1 corresponding to the input shift register, the other three shift bit register inputs are 0. another four parallel 10-bit registers record the password. This lock can not only identify the number of characters, you can also determine the character of the input sequence.)
    2011-10-18 21:45:45下载
    积分:1
  • 8位7段LED显示源码,扫描显示,稳定高效
    8位7段LED显示源码,扫描显示,稳定高效-seven of the eight LED source, scanning, stable and efficient
    2022-02-15 21:05:29下载
    积分:1
  • sobel-with-verilog-language
    用verilog实现sobel边缘检测算法(sobel edge detection with verilog language)
    2020-07-12 19:38:53下载
    积分:1
  • TLC7528
    fpga驱动TLC7528程序,相当好用,绝对能用(FPGA PROGRAM OF TLC7528)
    2011-08-17 15:19:03下载
    积分:1
  • LEDcontrol
    fpga控制led灯的闪烁,内容简单,希望对初学者有用.(fpga control led lights flashing, the content is simple, I hope useful. . .)
    2015-05-05 10:00:11下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载