登录
首页 » VHDL » I2C Bus Controller ALTERA the VHDL source code

I2C Bus Controller ALTERA the VHDL source code

于 2022-01-25 发布 文件大小:1.56 MB
0 186
下载积分: 2 下载次数: 2

代码说明:

I2C总线控制器 altera提供的VHDL的源程序代码-I2C Bus Controller ALTERA the VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Traffic lights controller VHDL design, can be controlled by traffic lights at th...
    交通灯控制器的VHDL设计,能控制十字路口的红绿灯转换,通过目标芯片EPF10KLC84-4验证-Traffic lights controller VHDL design, can be controlled by traffic lights at the crossroads of the conversion, through the target chips EPF10KLC84-4 verification
    2023-02-14 06:35:03下载
    积分:1
  • bit7_Binary_to_BCD_LED
    二进制转十进制BCD码 Verilog语言 quartusII(Binary to decimal BCD code Verilog language quartusII)
    2013-09-14 16:49:39下载
    积分:1
  • Subway_VHDL
    模拟地铁自动售票机选票、付款、取票、找零等功能,包含软件仿真和硬件响应,可供仿真测试和FPGA验证。(Analog subway ticket vending machine ballots, payment, tickets, give change and other features, including software simulation and hardware response for simulation and FPGA verification test.)
    2016-03-14 10:44:14下载
    积分:1
  • matlab-gmsk
    基于matlab和vhdl的通信原理gmsk调制算法,主要包括GMSK相位路径的计算,GMSK眼图的仿真以验证相位计算的正确性,正余弦表的量化及bin文件的生成,以及用VHDL硬件语言所描述的基于EPM7128的地址逻辑.(Matlab and vhdl based on the principle gmsk Modulation of communication, including GMSK phase path calculation, GMSK eye diagrams of the simulation to verify the correctness of the phase calculation, is the cosine table generating quantitative and bin files, and using VHDL hardware description language logic based on the address of EPM7128.)
    2020-12-19 10:39:10下载
    积分:1
  • vhdl描述的显示代码 maxplus2开发环境
    vhdl描述的显示代码 maxplus2开发环境-VHDL description of the display code development environment maxplus2
    2022-07-25 04:14:57下载
    积分:1
  • tpc_decode_vhdl
    基于VHDL的TPC译码器的设计,简述了tpc译码的算法步骤,tpc硬件实现的模块和部分vhdl程序(TPC decoder VHDL-based design, outlines the decoding algorithm steps tpc, tpc hardware modules and some vhdl program)
    2020-11-20 10:59:37下载
    积分:1
  • hdb3_codedecode
    说明:  用VERILOG实现的,hdb3编码器和解码器,经过前仿真和后仿真成功(Achieved with the VERILOG, hdb3 encoder and decoder, after a successful pre-simulation and post simulation)
    2021-04-22 15:58:49下载
    积分:1
  • 速率发生器
    应用背景通用模块,以产生可重构的源时钟频率的传输速率。该模块可用于UART,自定义串口协议等。提供一个时钟发生器模块产生可选 ;-波特利率和;——时钟源(可选择分因素) ;还产生接收 ;——时钟的16倍,8倍,倍,倍的传输波特率 ;关键技术UART,VHDL,FPGA,CPLD programmanle逻辑器件。设备无关的代码
    2023-01-24 03:05:04下载
    积分:1
  • clk_generator
    时钟分频代码,PWM产生 RTL 源代码。(clock divider,PWM generator RTL Source Code)
    2013-08-18 09:29:42下载
    积分:1
  • 10_1_hdmi_test
    说明:  fpga的hdmi驱动,只包括视频信号没使用音频线,总体跟DVI控制一样,可参考DVI说明手册进行观看(driver of HDMI using fpga)
    2020-03-01 15:49:44下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载