-
FFTbased-on-FPGA
基于FPGA的快速傅里叶变换。使用ISE软件以及MATLAB验证。(FFT based on FPGA)
- 2014-09-25 12:51:52下载
- 积分:1
-
daima
Rst是低电平有效的系统复位信号,Clk是时钟信号。AB[5:0]是地址信号,DB[7:0]是数据信号,wr是低电平有效的写信号。start是启动信号。
模块中有一个64x8的双端口的存储器。系统复位结束后,可以通过AB、DB和wr信号向同步存储器写入数据。当写入64个数据后,给出一个Clk周期宽度的脉冲信号start,则系统从存储器0地址处开始读出数据,读出的8位数据从低位开始以3位为一组,每个时钟周期输出一组,即第一个时钟周期输出[2:0]位,第二个时钟周期输出[5:3]位,第三个周期输出1地址的[0]位和0地址的[7:6]位,直至将存储器中64x8数据全部输出。若最后一组不足三位,则高位补0。
(Rst is an active-low system reset signal, Clk is a clock signal. AB [5: 0] is the address signal, DB [7: 0] is the data signal, wr write signal is active low. start is the start signal. Module in a dual port memory of 64x8. After the reset, you can write data to the synchronous memory by AB, DB and wr signals. When data is written to 64, given the width of a pulse signal Clk cycle start, the system begins to read the memory address 0, 8 data read out a low starting with three as a group, each clock outputs a set period, which is the first clock cycle of the output [2: 0] bits, the second clock cycle output [5: 3] position, the third cycle of the output of an address [0] and 0 address [7 : 6] bit, until all the data in memory 64x8 output. If the last group of less than three, the high 0s.)
- 2014-12-11 20:16:04下载
- 积分:1
-
很好的quartus软件仿真教程,flash版。
很好的quartus软件仿真教程,flash版。-Good quartus software simulation tutorials, flash version.
- 2023-03-08 19:40:06下载
- 积分:1
-
chengfa_1
说明: FPGA实现四位数与四位数乘法,有仿真波形,合理利用FPGA资源(Four-digit and four-digit multiplication is realized by using FPGA. It has simulation waveform and makes rational use of the resources of the FPGA.)
- 2020-06-21 00:00:02下载
- 积分:1
-
数字秒表设计
资源描述这个秒表特点是计数到59分59秒9,并且有可以让计数暂停和清零。采用了二分频,六进制和十进制组合,加上扫描电路设计而成的。
- 2022-08-24 22:31:41下载
- 积分:1
-
在 FPGA 中实现 SPI 接口
在 FPGA,SPI、 I2C 等 ASI,串行接口的实现来武力作为需要实现外围设备之间的接口。这个项目给 VHDL 源代码实施 SPI 接口和他们有关的文件。
- 2022-12-01 01:55:04下载
- 积分:1
-
Documentation Of Digital Electronic Systems With VHDL from US DOD.
Documentation Of Digital Electronic Systems With VHDL from US DOD.
- 2022-05-09 12:50:24下载
- 积分:1
-
adder
This the adder VHDL code, it contains input and output fild, also simulate file-adder
- 2022-06-21 18:48:32下载
- 积分:1
-
ppm
ppm调制的verilog代码 可实现ppm调制(ppm modulation verilog code ppm modulation)
- 2012-10-23 11:29:33下载
- 积分:1
-
ml505_mig_design
Xilinx开发板ML505的DDRII示例程序,使用Verilog,调用MIG,编译环境ISE11.1(Xilinx ML505 development board of DDRII sample program, using Verilog, called MIG, build environment ISE11.1)
- 2010-05-13 02:39:04下载
- 积分:1