登录
首页 » VHDL » verilog编写的计算百分比模块

verilog编写的计算百分比模块

于 2022-01-31 发布 文件大小:91.08 kB
0 201
下载积分: 2 下载次数: 1

代码说明:

verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • three_motor
    matlab仿真MATLAB电机仿真精华50例--源代码异步电机\asymotor_stator.mdl
    2010-01-16 22:02:43下载
    积分:1
  • nco11000
    实现输入一正弦波和噪声的叠加,介绍详细欢迎下载(The input of a superposition of sine wave and noise introduced in detail)
    2010-05-16 14:19:53下载
    积分:1
  • CPU-master
    说明:  misp,五级流水源码,实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
    2020-06-16 00:00:07下载
    积分:1
  • zhentongbu
    FPGA在通信上的运用:基于VHDL的帧同步程序(Application of FPGA in communication: Based on VHDL frame synchronization procedures )
    2012-11-28 09:10:05下载
    积分:1
  • src
    v6 1x 3.125G rapidio协议工程代码(xilinx v6 rapidio data transmission protocol Practical project application engineering code)
    2018-03-20 23:28:49下载
    积分:1
  • 曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取...
    曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取出来作为同步信号,使接收端的时钟与发送设备的时钟保持一致-Manchester coding techniques that use voltage changes in 0 and 1. Provisions in the middle of each symbol hopping happen. High → low hopping express 0, low → high jump for the express one. Symbol between each transition must happen, this change in the receiver can be extracted as a synchronization signal to the receiving end of the clock and send the equipment to maintain the same clock
    2023-06-17 15:30:03下载
    积分:1
  • 数码管显示程序,可以显示当前的数值,可以动态显示和静态显示 可以选择显示方式...
    数码管显示程序,可以显示当前的数值,可以动态显示和静态显示 可以选择显示方式-Digital tube display program can display the current value, you can dynamically display and static displays can choose to display
    2022-08-24 08:48:59下载
    积分:1
  • uart
    it contains pdf file which has vhdl program of uart (universal asynchoronus receiver and transmitter). which very simple and easy to understand
    2010-04-22 20:47:55下载
    积分:1
  • VHDL实用教程(潘松),非常经典讲解VHDL语言,包含基本语法及实例。...
    VHDL实用教程(潘松),非常经典讲解VHDL语言,包含基本语法及实例。-VHDL Practical Guide (Pan Song), is a classic on the VHDL language, including basic grammar and examples.
    2022-08-07 10:44:16下载
    积分:1
  • calculator_final
    清华大学电子课程设计:Verilog,QuartusII可正确运行,可下载到FPGA上,音乐计算器,完成两个三位数的运算,有注释,很强大!!(Verilog, QuartusII run correctly, can be downloaded to the FPGA, music, calculator, completed two three-digit operations, there are notes, very powerful! !)
    2020-08-16 23:38:25下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载