登录
首页 » VHDL » 用VHDL编写的JK触发器

用VHDL编写的JK触发器

于 2022-01-26 发布 文件大小:9.56 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

用VHDL编写的JK触发器  用VHDL编写的JK触发器 用VHDL编写的JK触发器

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bt656_to_yuv422
    从bt656数据流中提取出同步信号, 适合于搞fpga/cpld开发调式(bt656 internel sync to extern sync singal, bt656 internel sync to extern sync singal)
    2021-03-06 11:19:30下载
    积分:1
  • NiosII _练习_ ver3 NiosII for旋风,这3。
    NiosII_Exercises_Ver3,this niosII 3.o for cyclone
    2023-08-22 22:50:04下载
    积分:1
  • DVI_LED
    基于DVI协议动态全彩LED大屏幕发送卡设计与实现,成本比较低,效果很好,可以实现高清视频(Dynamic full-color LED large screen based on the DVI protocol send a card design and relatively low cost, good effect, and can achieve high-definition video)
    2012-08-03 13:08:44下载
    积分:1
  • DS1302
    基于DS1302芯片的VERILOG 语言数字钟。可实现年月日时分秒显示。(DS1302 chip-based language VERILOG digital clock. Date can be achieved when every minute display.)
    2014-06-26 15:53:06下载
    积分:1
  • 20190718
    说明:  uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • 0到255任意整数半整数分频Verilog HDL.rar
    0到255任意整数半整数分频Verilog HDL.rar-0-255 arbitrary integer half-integer frequency division Verilog HDL.rar
    2022-02-06 06:46:57下载
    积分:1
  • pro1
    对用开发板上开关产生的信息做汉明编码并通过串口发送至电脑(The Hamming code is generated from the switch on the development board and sent to the computer through the serial port.)
    2018-11-15 17:01:21下载
    积分:1
  • 在quartus下搭建的数字锁相环
    在quartus下搭建的数字锁相环,能实现频率自动跟踪。(The digital phase-locked loop built under quartus can realize automatic frequency tracking.)
    2020-06-21 01:00:02下载
    积分:1
  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • emmc
    emmc协议的实现代码,包含了SD协议,usb实现协议(The implementation code of EMMC protocol)
    2021-04-08 16:39:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载