登录
首页 » VHDL » 内有LED译码器,汉明纠错译码器,地址译码器,最高优先译码器,双2-4译码器等VHDL的源代码...

内有LED译码器,汉明纠错译码器,地址译码器,最高优先译码器,双2-4译码器等VHDL的源代码...

于 2022-12-30 发布 文件大小:3.82 kB
0 272
下载积分: 2 下载次数: 1

代码说明:

内有LED译码器,汉明纠错译码器,地址译码器,最高优先译码器,双2-4译码器等VHDL的源代码-decoder, Hamming error correction decoder, address decoder, the highest priority decoder, dual 2-4 decoder such as VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • tb_modular
    Matlab to hdl code for Least_square testbench
    2020-06-17 12:20:02下载
    积分:1
  • doing more of a state machine on the three described earlier. Many more informat...
    自己做的一个关于more状态机的三种描述的比较。以后会有更多的资料,请大家关注。-doing more of a state machine on the three described earlier. Many more information, please everyone"s attention.
    2022-02-12 02:20:30下载
    积分:1
  • Digital Cymometer VHDL procedures and simulation of the file name: plj.vhd.
    数字频率计VHDL程序与仿真 文件名:plj.vhd。 --功能:频率计。具有4位显示,能自动根据7位十进制计数的结果,自动选择有效数据的 --高4位进行动态显示。小数点表示是千位,即KHz。 -Digital Cymometer VHDL procedures and simulation of the file name: plj.vhd.- Function: frequency meter. With four shows that will automatically count seven decimal results, automatic selection of effective data- four for the high dynamic display. Decimal point that is 1000, or KHz.
    2022-08-04 07:22:59下载
    积分:1
  • MATLABABCv2
    The aim of the ECG simulator is to produce the typical ECG waveforms of different leads and as many arrhythmias as possible. My ECG simulator is a matlab based simulator and is able to produce normal lead II ECG waveform.
    2017-08-21 21:31:42下载
    积分:1
  • sigmod
    FPGA实现基于cordic算法的指数函数的程序(FPGA implementation of an exponential function program based on the cordic algorithm)
    2020-09-10 16:28:00下载
    积分:1
  • 基于BASYS开发板的波形发生器和示波器设计
    基于BASYS开发板的波形发生器和示波器设计,可以在显示器上显示波形,共有三角波方波锯齿波正弦波四种
    2022-08-22 23:42:24下载
    积分:1
  • 通用存储器VHDL代码库,The Free IP Project VHDL Free
    通用存储器VHDL代码库,The Free IP Project VHDL Free-FIFO, Quartus standard library. -generic VHDL code for memory, The Free Project VHDL IP Free-FIFO, Quartus standard library.
    2022-05-26 21:22:15下载
    积分:1
  • 16bit-multiplier
    实现verilog16位乘法器,verilog新手(achieve 16-bit multiplier)
    2021-04-01 21:09:08下载
    积分:1
  • Simulation using VHDL language songs Andy Lau
    用VHDL语言仿真歌曲刘德华的《月老》 -Simulation using VHDL language songs Andy Lau
    2023-08-15 11:20:05下载
    积分:1
  • 含移动储能单元的微网优化调度模型研究_吴婷
    含移动储能的分布式电能优化调度,模型的处理与改进(Processing and improvement of distributed power optimization scheduling with mobile energy storage)
    2018-10-17 10:18:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载