This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.

VerilogHDL课件，老师现在正拿这个上课-VerilogHDL courseware, teachers are now using this class

DDS实验 matlab 与quartus 的完美结合(DDS experimental combination of matlab and quartus)

2位并行加法器初学者必看初步了解FPGA-two count

UDP / IP上的Spartan3E以太网通信通过斯巴达3E发送UDP数据包到/从我的电脑。

正弦信号发生器，用VHDL来完成，抗干扰能力较强，(Sinusoidal signal generator, using VHDL to accomplish, a strong anti-interference ability,)

quartusii 三分频电路，大家帮参考一下，有什么问题-one-third of quartusii frequency circuit, refer to U.S. help, have any problem

yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)

（7 4）汉明编码源程序，简单实用，可供大家下载，如有问题，望大家多多包含！((74) Hamming code source, simple and practical, available for everyone to download and, if problems, hope you lot included!)