登录
首页 » VHDL » This application note explains the process of eveloping and debugging a hardware...

This application note explains the process of eveloping and debugging a hardware...

于 2022-01-23 发布 文件大小:1.13 MB
0 164
下载积分: 2 下载次数: 1

代码说明:

This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 伪随机二进制序列无符号 17 位计数器
    这通过反馈来实现一个 17 位伪随机的无符号计数器异或的位 0 和 3。 注意 ︰ 如果也绝不是独家使用相反,这会反相平行的位模式 & 这将意味着所有位都零是一种有效模式和所有那些不都是有效。  目前所有的都是有效的。
    2022-02-15 14:03:54下载
    积分:1
  • IFFT
    OFDM中的IFFF模块实现,基于verilog实现,通过验证(OFDM module in IFFF)
    2010-05-28 21:16:54下载
    积分:1
  • 倍频器
    倍频器-WE
    2022-08-16 20:57:43下载
    积分:1
  • vhdl+verilog
    小波提升算法源码,里面一个txt文件可以当作算法参考;(Wavelet lifting algorithm source code, inside a TXT file can be used as algorithm reference;)
    2018-06-20 09:28:28下载
    积分:1
  • just division the clock into 2
    just division the clock into 2
    2022-01-26 05:48:15下载
    积分:1
  • quanjiaqi
    4 级流水方式的8 位全加器。。。。。。(Way flow of 4 full adder 8. . . . . .)
    2009-04-29 15:48:35下载
    积分:1
  • matrix_class
    it is a matrix library. it is needed for fir fier.
    2014-08-29 22:29:24下载
    积分:1
  • mmuart
    说明:  简单uart,verilog语言编写,已经经过测试,有需要的可以看看(Simple uart, Verilog language, has been tested, you can see if you need it)
    2020-06-23 20:00:01下载
    积分:1
  • picorv32-master
    说明:  PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller. Tools (gcc, binutils, etc..) can be obtained via the RISC-V Website. The examples bundled with PicoRV32 expect various RV32 toolchains to be installed in /opt/riscv32i[m][c]. See the build instructions below for details.
    2020-06-24 21:40:01下载
    积分:1
  • chuankou_huihuan
    说明:  FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
    2020-06-16 10:20:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载