登录
首页 » VHDL » This application note explains the process of eveloping and debugging a hardware...

This application note explains the process of eveloping and debugging a hardware...

于 2022-01-23 发布 文件大小:1.13 MB
0 185
下载积分: 2 下载次数: 1

代码说明:

This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • basic_dff
    spartan-3e vhdl fpga 输入用滑动按钮代替 输出用led代替(spartan-3e VHDL fpga input with sliding button instead of the output with led instead)
    2012-04-23 16:40:17下载
    积分:1
  • TOPWAY-UC1698-AppNote-V0.2
    UC1698U驱动160*160LCD中文应用及例程(UC1698U driver 160* 160LCD Chinese applications and routines)
    2013-05-23 09:25:56下载
    积分:1
  • fir48
    48阶FIR设计,采用VHDL语言描述,门级映射……(48-oders FIR design with VHDL language and gate level)
    2021-04-14 19:38:55下载
    积分:1
  • 对视频编解码芯片ADV7181进行合理的配置,使其输出符合ITUR656标准的视频流...
    对视频编解码芯片ADV7181进行合理的配置,使其输出符合ITUR656标准的视频流-Of the ADV7181 video decoder chip for a reasonable configuration, so that the output in line with the standard video streaming ITUR656
    2022-04-30 04:07:22下载
    积分:1
  • 06042349
    Dynamic Power Management for the Iterative Decoding of Turbo Codes
    2014-04-04 15:03:28下载
    积分:1
  • XILINXCPLD combine the simulation RS232 communication Verilog source
    结合XILINXCPLD所做的模拟RS232通信verilog源程序-XILINXCPLD combine the simulation RS232 communication Verilog source
    2022-01-28 06:03:56下载
    积分:1
  • 实现一个简单的电子钟,时间(小时,分,秒)可以设置…
    实现一个简单的电子钟,其时间(时,分,秒)可以设置和更改,设置和更改的同时不会影响其他显示的变化(相互独立)。-achieve a simple electronic bell, the time (hours, minutes and seconds) can set and change, Settings and change will not affect the other shows the change (independent).
    2022-04-07 20:02:24下载
    积分:1
  • 手把手教你学FPGA 仿真篇
    手把手教你学FPGA 仿真篇,简单实用。(Hand in hand teach you to learn FPGA simulation, simple and practical.)
    2018-07-09 21:25:09下载
    积分:1
  • Blazing-Fiber-grating
    闪耀光栅 有带阻滤波器作用的闪耀光纤光栅,反射角度可以控制(Blazed grating)
    2021-03-27 09:19:12下载
    积分:1
  • dgnszsz
    多功能数字钟,在quartusII软件平台上实现的verilog源代码。大家试试看。(Multifunctional digital clock in quartusII software platform to achieve the verilog source code. We try.)
    2013-09-20 10:20:31下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载