-
fdivision
在quartus平台下,并使用verillog hdl编写的时钟分频仿真(In quartus platform and use verillog hdl write clock divider simulation)
- 2016-08-15 07:45:12下载
- 积分:1
-
ADS8325caiyang konfgzhi
ADS8325caiyang konfgzhi
- 2023-04-14 05:15:03下载
- 积分:1
-
适用于FPGA的SOPC方面的元器件添加,如COMPNENT
适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
- 2022-09-20 17:30:03下载
- 积分:1
-
FPGA-implementation
重点介绍了双线性插值算法和该方法的F P GA硬件实现
方法, 包括图像数据缓冲单元、 插值系数生成单元以及插值计算单元等。(Highlights the bilinear interpolation algorithm and the method of F P GA hardware
The method includes an image data buffer unit, the interpolation coefficient generating unit and an interpolation computing unit and the like.)
- 2021-05-14 18:30:02下载
- 积分:1
-
cnv_encd
程序来自《现代通信系统-使用matlab》英文版
已经调通!并加上了注释。
希望对大家有帮助1(fpga)
- 2009-04-02 21:13:00下载
- 积分:1
-
I2C is a two
I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of
data exchange between devices.
- 2022-10-23 17:25:02下载
- 积分:1
-
polynomial_compute
我自己当初用来求解arctan 暂时没有搞成ip形式 搞好了还要传git 这个代码还没有搞好,因为急需要下载东西 如果感兴趣可以联系我 邮件(this is a not full wrappered code very crude use chebyshev to caculate arctan function i m urgent to download a model from pudn so i do this.)
- 2019-05-31 23:25:00下载
- 积分:1
-
UART
实现了UART的底层协议,加入了控制器,其波特率可以根据使用进行调整;发送模块、接收模块相互独立,互不影响。(Realization of the underlying protocol UART, joined the controller baud rate can be adjusted according to use transmission module, receiver module are independent of each other.)
- 2013-11-30 13:25:21下载
- 积分:1
-
用Actel公司的Fusion系列FPGA开发的LCD实验程序
用Actel公司的Fusion系列FPGA开发的LCD实验程序-Fusion with Actel s FPGA development series LCD Experimental procedures
- 2022-03-18 21:57:28下载
- 积分:1
-
classic-examples-of-Verilog
一些verilo的经典实例,非常适合初学者(verilo of the classic examples, for beginners)
- 2011-08-01 09:01:34下载
- 积分:1