登录
首页 » VHDL » 这是DES的Verilog源代码(数据加密标准)是用来在N.

这是DES的Verilog源代码(数据加密标准)是用来在N.

于 2022-04-21 发布 文件大小:19.69 kB
0 147
下载积分: 2 下载次数: 1

代码说明:

This is verilog source code for DES(Data Encryption standard) which is used in network security.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 针对于Virtex5FPGA的DDR2读写测试的完整工程
    资源描述针对于Virtex5FPGA的DDR2读写测试的完整工程,已测试可以使用,可以根据自己的ddr2配置自行更改。。。。
    2023-02-19 21:40:05下载
    积分:1
  • arbiter_ip
    Arbiter code for simulation purpose
    2013-07-13 17:45:11下载
    积分:1
  • OFDM_CP
    ofdm系统的matlab实现,包括插入导频信号和循环前缀(Matlab implementation of ofdm system, including inserted pilot frequency signal and the cyclic prefix)
    2013-05-29 10:10:23下载
    积分:1
  • VHDL2FSK
    VHDL 2FSK调制解调器各部分的原理与代码(The principle and code of each part of the VHDL 2FSK modem)
    2021-05-12 17:30:03下载
    积分:1
  • AD_R
    AD7685芯片采集程序,可以自行设置采样率,经检验可用。(The AD7685 chip collection procedures, available.)
    2020-12-20 14:19:08下载
    积分:1
  • FPGA开发全攻略
    FPGA设计攻略及流程,包含时序收敛和引脚约束(FPGA design strategy and process, including time series convergence and pin constraints)
    2017-12-12 16:30:52下载
    积分:1
  • 30 vhdl source for the beginning of the study vhdl helpful, and can help to unde...
    三十个vhdl源码,对于刚开始学习vhdl的很有帮助,可以帮助理解数字电路-30 vhdl source for the beginning of the study vhdl helpful, and can help to understand digital circuit
    2022-06-13 15:54:10下载
    积分:1
  • VHDL描述的时钟分频电路,用途广
    VHDL描述的时钟分频电路,用途广-VHDL description of the clock divider circuit, uses widely ...
    2022-03-10 15:35:57下载
    积分:1
  • FPGA to do VGA communication details, I am looking for a long time before starti...
    FPGA做VGA通讯的详细资料,我找了很久才收集起的,很有用,可供初学者学习实用-FPGA to do VGA communication details, I am looking for a long time before starting the collection, very useful for beginners to learn practical
    2023-03-10 18:55:03下载
    积分:1
  • f500
    verilog coding for butterworth filter with cut off frequency with 500hz
    2014-02-19 15:37:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载