登录
首页 » VHDL » for Dictyophora board, in the way of achieving LCD clock function.

for Dictyophora board, in the way of achieving LCD clock function.

于 2023-08-10 发布 文件大小:79.25 kB
0 142
下载积分: 2 下载次数: 1

代码说明:

适合DE2板,能够在板子上的液晶显示器上实现时钟功能。-for Dictyophora board, in the way of achieving LCD clock function.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ag-overview
    说明:  agilex fpga description
    2019-05-13 18:21:04下载
    积分:1
  • Verilog HDL
    基于Verilog HDL的数字电压表的程序-Verilog HDL-based procedures for the digital voltmeter
    2023-07-27 02:05:03下载
    积分:1
  • Verilog写的 8 位超前进位加法器
    Verilog写的 8 位超前进位加法器-Verilog write 8-bit CLA
    2023-01-24 03:30:03下载
    积分:1
  • 这是一个基本的ARM7_Core 有基本功能 但不是太完善
    这是一个基本的ARM7_Core 有基本功能 但不是太完善-This is a basic ARM7_Core has the basic functions, but not too perfect
    2022-01-26 06:35:06下载
    积分:1
  • 4. If a modified source code is distributed, the original unmodified
    4. If a modified source code is distributed, the original unmodified -- source code must also be included (or a link to the Free IP web -- site). In the modified source code there must be clear -- identification of the modified version.-4. If a modified source code is distributed, the original unmodified-- source code must also be included (or a link to the Free IP web-- site). In the modified source code there must be clear-- identification of the modified version.
    2022-01-21 00:25:44下载
    积分:1
  • bingchuan
    说明:  简单的vhdl的四位并串转换程序,可以实现数据的并串转换(Simple vhdl string of four and the conversion process, can convert the data and the string)
    2011-04-02 12:16:35下载
    积分:1
  • 16bit-Mulitiplier-Verilog-procedure
    这是一个16位乘法器Verilog程序,包括有符号位和无符号位乘法器(This is a 16-bit multiplier Verilog program, including the sign bit and no sign bit multiplier)
    2012-12-25 11:33:48下载
    积分:1
  • lesson38_lcd1602_clander
    基于Verilog语言编写的LCD1602显示的日历程序,类似时钟功能值得参考。(LCD1602 shows calendar program based on Verilog language, similar clock function is worth reference.)
    2019-05-26 09:29:18下载
    积分:1
  • Radar-on-FPGA
    主要论述了基于FPGA的末制导雷达伺服系统设计。结合末制导雷达讨论其电机控制、二阶伺服系统性能和PID校正算法,利用VHDL语言设计,实现基于FPGA的方位步进电机开环定位控制和俯仰直流电机闭环速度控制的伺服系统。结合实际应用中遇到的问题,提出了基于"反馈控制"理论的有效的补偿算法,该算法提高了伺服系统的稳定性、快速性和精度。(Mainly discusses the design of terminal guidance radar servo system based on Field Programmable Gates Array(FPGA).It includes the system’s electric machine control,second-order servo system performance and PID correction algorithm based on Virtual Hardware Description Language(VHDL) on azimuth stepping motor open loop positioning control and pitch direct current electric machine closed loop speed control of the FPGA servo system.In allusion to some factual problems during its application,presents corresponding effective solutions based on traditional control theory "Feedback Control".The fact proves that these methods can greatly improve the stability,speediness and precision of the original servo system.Additionally,a basic algorithm which can be realized in a terminal guidance radar servo system is given)
    2012-08-11 17:51:55下载
    积分:1
  • usbhostslave
    说明:  USB主机和设备的verilog代码,实现了USB1.1协议规范的要求(USB host and equipment Verilog code to achieve the USB 1.1 protocol specification requirements)
    2005-09-13 11:34:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载