登录
首页 » VHDL » Verilog写的 8 位超前进位加法器

Verilog写的 8 位超前进位加法器

于 2023-01-24 发布 文件大小:558.00 B
0 148
下载积分: 2 下载次数: 1

代码说明:

Verilog写的 8 位超前进位加法器-Verilog write 8-bit CLA

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 123456shouhuoji
    售货机-VHDL语言-已调试通过 真的很好用哦~适合一切学习EDA的初学者,能够让你轻松度过EDA课!~(Vending machine-VHDL language- has been really good with debugging by Oh ~ EDA for all beginners to learn, to let you easily through the EDA class! ~)
    2010-05-09 22:31:14下载
    积分:1
  • Crack_QII_13.1_Windows
    采用骏龙科技这个13.1新版本破解器.对于已经用了老版本破解器的网友,请把bin和bin64下的sys_cpt.dll删除,然后把sys_cpt.dll.bak名字改成sys_cpt.dll,也就是先恢复正版,然后用这个破解器破解。注意老的license文件也要删除,改用这个新版本破解器附带的license(Cytech Technology 13.1 using the new version of this cracker. Has been used for the old version cracker users, please sys_cpt.dll bin and bin64 under Delete, and then changed the name of the sys_cpt.dll.bak sys_cpt.dll, which is first restore genuine, then use this cracker to crack. Note that the old license file should be deleted in favor of this new version of the license that came with crack)
    2021-03-04 09:59:32下载
    积分:1
  • msp430x41x
    低电源电压范围为1.8 V至3.6 V 超低功耗: - 主动模式:280μA,在1 MHz,2.2伏 - 待机模式:1.1μA - 关闭模式(RAM保持):0.1μA 五省电模式 欠待机模式唤醒 超过6微秒 16位RISC架构, 125 ns指令周期时间 12位A/ D转换器具有内部 参考,采样和保持,并 AutoScan功能 16位Timer_B随着三† 或七‡ 捕捉/比较随着阴影寄存器 具有三个16位定时器A 捕捉/比较寄存器 片上比较器 串行通信接口(USART), 选择异步UART或 同步SPI软件: - 两个USART(USART0 USART1)的† - 一个USART(USART0)‡ 掉电检测 电源电压监控器/监视器 可编程电平检测 串行板载编程, 无需外部编程电压 安全可编程代码保护 融合(Low Supply-Voltage Range, 1.8 V to 3.6 V Ultralow-Power Consumption: − Active Mode: 280 µ A at 1 MHz, 2.2 V − Standby Mode: 1.1 µ A − Off Mode (RAM Retention): 0.1 µ A Five Power Saving Modes Wake-Up From Standby Mode in Less Than 6 µ s 16-Bit RISC Architecture, 125-ns Instruction Cycle Time 12-Bit A/D Converter With Internal Reference, Sample-and-Hold and Autoscan Feature 16-Bit Timer_B With Three† or Seven‡ Capture/Compare-With-Shadow Registers 16-Bit Timer_A With Three Capture/Compare Registers On-Chip Comparator Serial Communication Interface (USART), Select Asynchronous UART or Synchronous SPI by Software: − Two USARTs (USART0, USART1)† − One USART (USART0)‡ Brownout Detector Supply Voltage Supervisor/Monitor With Programmable Level Detection Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse)
    2012-05-31 15:26:33下载
    积分:1
  • highpass
    高通滤波器的仿真(由matlab和simulink两种方法实现)源文件以及图片示例(Simulation of the high-pass filter (implemented by the two methods matlab and simulink) source files as well as images example)
    2013-03-13 18:35:25下载
    积分:1
  • EDA应用中RAM具体定义实例,供大家学习和写程序参考之用
    EDA应用中RAM具体定义实例,供大家学习和写程序参考之用-EDA applications, examples of the specific definition of RAM, for everyone to learn and write programs for reference
    2022-08-18 02:44:17下载
    积分:1
  • 扩跳频通信在QUARTUS7.0开发环境下的VHDL源程序及总体框图实现
    扩跳频通信在QUARTUS7.0开发环境下的VHDL源程序及总体框图实现-Frequency-hopping communication QUARTUS7.0 expanded development environment in the VHDL source code and the achievement of the overall block diagram
    2023-08-17 13:20:04下载
    积分:1
  • HDB3 ENCODING AND DECODING METHOD
    HDB3 ENCODING AND DECODING METHOD
    2022-12-23 08:30:03下载
    积分:1
  • SDRAM
    verilog编写的SDRAM实验,有串口调试助手和相关资料!!!!!!!!!!!!!!!!!!!!!(Verilog prepared by the SDRAM experiment, a serial debugging assistant and related information!!!!!!!!!!!!!!!!!!!!!)
    2014-09-13 11:24:46下载
    积分:1
  • e2
    Any change to the value of Mresults in immediate and phase-continuous changes in the output frequency
    2014-02-23 02:42:47下载
    积分:1
  • VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.
    用FPGA模拟VGA时序、模拟PS/2总线的键盘接口VHDL源代码,基于Xilinx spartan3-VGA FPGA timing simulation, simulation PS/2 keyboard interface bus VHDL source code, Based on Xilinx spartan3
    2023-01-19 01:15:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载