登录
首页 » VHDL » tcp/ip master

tcp/ip master

于 2023-07-08 发布 文件大小:169.61 kB
0 156
下载积分: 2 下载次数: 1

代码说明:

tcp/ip master tcp/ip master tcp/ip master tcp/ip master tcp/ip master tcp/ip master

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog
    关于USB开发的verilog开发程序,非常的全面,学习FPGA开发时用得着。(About USB development verilog development process, very comprehensive, learning FPGA development time worthwhile.)
    2013-12-26 18:29:35下载
    积分:1
  • 这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序...
    这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序-VHDL and FPGA prepared by the computer serial communication procedures and an LED procedures
    2022-01-25 15:54:47下载
    积分:1
  • 使用VHDL编写的分频程序,能进行任意次的偶数分频,程序简单易懂,供 初学者参考...
    使用VHDL编写的分频程序,能进行任意次的偶数分频,程序简单易懂,供 初学者参考-prepared by the use of VHDL-frequency procedures can make even the random frequency, the procedures are simple and easy to understand. reference for beginners
    2022-02-12 09:25:12下载
    积分:1
  • A4_Led3
    led学习控制l44444444444444(led verilog led ccccccc)
    2019-05-06 09:38:14下载
    积分:1
  • DSP--PFPGA
    在FPGA中编写FPGA芯片与DSP28335进行通信的程序(FPGA chip and DSP28335 written in FPGA communication program)
    2015-02-02 18:46:25下载
    积分:1
  • USB IPcoreIP核 包含文档(带说明)
    USB IPcoreIP核 包含文档(带说明)-USB IPcoreIP core includes a document (with instructions)
    2022-02-18 17:02:37下载
    积分:1
  • ALU_4bit
    4位ALU,有两个4位输入,4位输出实现逻辑运算和算术运算,逻辑与或非,加1,减1等等功能(4 ALU, logical and arithmetic operations)
    2012-11-18 18:04:59下载
    积分:1
  • COSTAS_LOOP
    用verilog编写的科斯塔斯环,希望有帮助(Costas loop written in verilog helpful)
    2012-10-31 23:01:23下载
    积分:1
  • key_xiaodou
    说明:  该资料是用vhdl编写的按键消抖程序,按键消抖在使用按键的数字电路中非常重要,如果不对按键信号进行处理,有可能会出现大量错误的按键信号。文件key_xd.vhd是按键消抖程序,文件key_xd.vwf是仿真波形文件。该程序已经通过仿真测试,并且在电路板上调试通过,效果理想。(The information is written in the key consumer vhdl shaking procedures, key consumer shaking in digital circuits using the buttons is very important, if not key signal processing, there may be a lot of the wrong button signal. File key_xd.vhd is key consumer shake procedure is the simulation waveform file key_xd.vwf file. The program has been tested by simulation and debugging in circuit board by, the results are satisfactory.)
    2010-04-26 16:13:57下载
    积分:1
  • Collected their own routines VHDL code, suitable for beginners to learn, I hope...
    自己收集的VHDL例程代码,适合初学者学习用,希望能给大家带来帮助。-Collected their own routines VHDL code, suitable for beginners to learn, I hope we can help.
    2022-07-02 04:49:52下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载