登录
首页 » VHDL » Verilog languages with four arithmetic logic unit ALU, functional reference to 7...

Verilog languages with four arithmetic logic unit ALU, functional reference to 7...

于 2023-07-06 发布 文件大小:2.38 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

用verilog语言编写的4位算术逻辑单元ALU,功能参考74181,包含.v文件以及测试用.vwf文件-Verilog languages with four arithmetic logic unit ALU, functional reference to 74,181, including. V documents and testing. Vwf document

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADPCM(1)
    adpcm .c程序代码,完整,通过编译仿真(ADPCM c program code, complete compiled simulation)
    2013-04-17 17:07:54下载
    积分:1
  • TechAss-2006
    un controller pi par le langage VHDL xilinx ise design 13.2
    2013-12-16 22:53:24下载
    积分:1
  • Modulation
    产生长度为100的随机二进制序列 发送载波频率为10倍比特率,画出过采样率为100倍符号率的BPSK调制波形(前10个比特) ,及其功率谱 相干解调时假设收发频率相位相同,画出x(t) 的波形,假设低通滤波器的冲激响应为连续10个1(其余为0),或连续12个1 (其余为0) ,分别画出两种滤波器下的y(t),及判决输出(前10个比特) 接收载波频率为10.05倍比特率,初相位相同,画出x(t) 的波形,假设低通滤波器的冲激响应为连续10个1,画出两种滤波器下的y(t),及判决输出(前20个比特) 采用DPSK及延时差分相干解调,载波频率为10倍比特率,画出a, b, c, d点的波形(前10个比特) DPSK及延时差分相干解调,载波频率为10.25倍比特率时,画出a, b, c, d点的波形(前10个比特) DPSK及延时差分相干解调,载波频率为10.5倍比特率时,画出a, b, c, d点的波形(前10个比特) (Produce random binary sequence of length 100 The transmission carrier frequency is 10 times the bit rate, draw a sampling rate of 100 times the symbol rate of the BPSK modulation waveform (first 10 bits), its power spectrum Coherent demodulation of assuming the same as the phase of the transmitting and receiving frequencies, and draw the waveform x (t), assuming that the impulse response of the low pass filter 10 consecutive 1 (the remainder is 0), or 12 consecutive 1 (the remainder is 0), y (t) is drawn under the two filters respectively, and the decision output (10 bits) The received carrier frequency is 10.05 times the bit rate, the same initial phase, draw the waveform x (t), assuming that the impulse response of the low pass filter of 10 consecutive 1, shown under two filter y (t), and decision output (20 bits) DPSK and delay differential coherent demodulation, the carrier frequency is 10 times the bit rate, draw a, b, c, d point of the waveform (first 10 bits) DPSK and delay)
    2020-12-14 08:19:14下载
    积分:1
  • Cadence-Allegro-PCB-SI
    利用Cadence Allegro PCB SI进行SI仿真分析(Performed using the Cadence Allegro PCB SI SI simulation analysis)
    2013-08-06 22:17:46下载
    积分:1
  • modbus_latest.tar
    modbus的fpga实现。opencores上最新版本。使用fpga实现,可以大大提高响应速度,对其功能进行模块化。(modbus of fpga implementation. opencores the latest version. Use fpga implementation, can greatly improve the response speed, its function modularity.)
    2020-10-22 10:37:23下载
    积分:1
  • frame_syn
    2010-04-28 10:34:32下载
    积分:1
  • eluosi_game
    使用Quartus II 9.1完成俄罗斯方块游戏,只要使用有VGA和键盘接口的FPGA开发板就行实现。操作简单,使用的是VHDL和Verilog语言(Use the Quartus II 9.1 to complete the tetris game, as long as you use a VGA and keyboard interface implementation of FPGA development board. The operation is simple, the use of VHDL and the Verilog language)
    2020-11-06 12:49:49下载
    积分:1
  • lcd1602_drive
    用Verilog实现1602的配置及功能。正确编译与实现(Realized by Verilog 1602 configurations and functions. Compilation and implementation of the right)
    2011-01-21 16:47:27下载
    积分:1
  • 在quartus中使用IP核的实际例子与流程
    在quartus中使用IP核的实际例子与流程-The use of IP in the Quartus practical examples and nuclear flow
    2022-08-07 01:33:34下载
    积分:1
  • 用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....
    用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.
    2022-06-17 10:57:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载