登录
首页 » VHDL » 移位寄存器。verilog VHDL

移位寄存器。verilog VHDL

于 2023-06-29 发布 文件大小:1.08 kB
0 142
下载积分: 2 下载次数: 1

代码说明:

shift register. vhdl verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA 的数字传输比
    计算多少次,把小砂轮安装数字传输比率是车轮的在一个更大完全旋转旋
    2022-03-19 23:13:15下载
    积分:1
  • CPU
    运用vhdl硬件描述语言在quartus II开发环境下独立设计与实现了基于精简指令集的五级流水线CPU的设计与实现。该流水CPU包括:取指模块,译码模块,执行模块,访存模块,写回模块,寄存器组模块,控制相关检测模块,Forwarding模块。该CPU在TEC-CA实验平台上运行,并且通过Debugcontroller软件进行单步调试,实验表明,该流水线CPU消除了控制相关、数据相关和结构相关。(Using vhdl hardware description language development environment under quartus II design and implementation of an independent design and implementation of a five-stage pipeline RISC-based CPU' s. The water CPU include: fetch module, decoding module, execution modules, memory access module, the write-back module, the register set of modules, control relevant to the detection module, Forwarding module. The CPU in the TEC-CA experimental platforms, and single-step debugging through Debugcontroller software, experiments show that the pipelined CPU eliminates the control-related, data-related and structurally related.)
    2020-09-21 10:37:53下载
    积分:1
  • 6713emiftofpgatopci,这个是完整的一套从6713的emif到fpga的双口ram,然后主机通过9054到双口ram,交换数据完成
    6713emiftofpgatopci,这个是完整的一套从6713的emif到fpga的双口ram,然后主机通过9054到双口ram,交换数据完成-6713emiftofpgatopci, this is a complete set of the EMIF from 6713 to the FPGA
    2022-01-25 23:08:47下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • Booth Algorithm Based Squarer Design
    设计一个8位有符号数字平方器。平方器将接收操作数B,一个8位有符号数。新兴市场;
    2022-04-06 14:59:44下载
    积分:1
  • 实战训练30 数码管动态扫描
    说明:  fpga版本的数码管动态扫描程序,可供学习(FPGA version of the digital tube dynamic scanning program for learning)
    2020-06-26 13:20:01下载
    积分:1
  • cnt
    在ise开发环境下,建立顶层模块和子模块的层次结构,其实现的功能是一个可复位课暂停开始继续的建议秒表(In ise development environment, establish a hierarchy of top-level modules and sub-modules, and its function is to achieve a resettable class resumes proposal to suspend the stopwatch)
    2014-11-03 19:35:21下载
    积分:1
  • Copy-of-DIGITAL-VLSI-DESIGN
    a manual for design implementation of fpga and ASIC using verilog
    2012-09-04 17:34:58下载
    积分:1
  • Applicable to FPGA
    适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
    2023-06-11 11:30:03下载
    积分:1
  • 100powertips
    these are the source codes for the book " 100 power tips for FPGA designers"
    2012-08-20 14:59:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载