登录
首页 » VHDL » This tutorial presents an introduction to Altera’s Nios R II processor, which...

This tutorial presents an introduction to Altera’s Nios R II processor, which...

于 2023-06-21 发布 文件大小:113.77 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

This tutorial presents an introduction to Altera’s Nios R II processor, which is a soft processor that can be in- stantiated on an Altera FPGA device. It describes the basic architecture of Nios II and its instruction set. The NiosII processor and its associated memory and peripheral components are easily instantiated by using Altera’s SOPCBuilder in conjuction with the Quartus R II software.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 本人初学VHDL时编的比较系统的VHDL源程序 巨实用
    本人初学VHDL时编的比较系统的VHDL源程序 巨实用 -I am learning more systematic series of practical VHDL source Giant
    2022-01-26 04:42:18下载
    积分:1
  • agc_gen2
    AGC(自动增益放大) Verilog代码 设计可以参考 第二部分(AGC (automatic gain control) can refer to the Verilog code design )
    2015-04-14 01:17:31下载
    积分:1
  • Vending machine design, source code, in the hope that useful
    自动售卖机的设计,有源代码,希望对大家有用-Vending machine design, source code, in the hope that useful
    2022-01-22 14:24:49下载
    积分:1
  • CLOCK1027
    设计了一个电子时钟,功能包括定点报时,设置闹钟,校时等(Designed an electronic clock, features include fixed-point timekeeping, setting alarms, school hours, etc.)
    2018-07-01 18:11:41下载
    积分:1
  • ram32b
    VHDL code for 32 byte RAM
    2009-06-04 19:50:35下载
    积分:1
  • 3input_xor
    用Hspice实现一个三输入异或门,并分析其功耗和延时。(A three input XOR gate is implemented by Hspice, and its power consumption and delay are analyzed.)
    2018-06-12 11:06:45下载
    积分:1
  • SD_verilog
    说明:  该代码,只用了硬件描述语言Verilog在完成对SD卡控制器的编写,经济实用(The code, only the hardware description language Verilog in the completion of the SD card controller to prepare, economical and practical)
    2020-12-27 22:19:02下载
    积分:1
  • 用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0...
    用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0-NiosII achieved with digital clock, after I run the normal tests, development environment: QuartusII6.0 and NiosII IDE6.0
    2023-04-12 03:05:04下载
    积分:1
  • uart_test
    用于实现上位机与下位机之间通过RS232协议来进行通讯。(It is used to realize communication between upper computer and lower computer through RS232 protocol.)
    2019-03-13 14:15:24下载
    积分:1
  • DDS调试心得,VERIOLG 各HDL和VHDL语言的DDS调试方法
    DDS调试心得,VERIOLG 各HDL和VHDL语言的DDS调试方法-DDS debugging experience, VERIOLG the HDL and VHDL languages DDS debugging method
    2022-06-26 23:09:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载