登录
首页 » VHDL » 基于FPGA的多功能电子时钟的设计很经典的哦

基于FPGA的多功能电子时钟的设计很经典的哦

于 2022-03-21 发布 文件大小:424.77 kB
0 136
下载积分: 2 下载次数: 1

代码说明:

基于FPGA的多功能电子时钟的设计很经典的哦-FPGA-based multi-functional electronic clock designs are very classic Oh

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • at7_ex04
    通过LED闪烁控制器的代码,使用Vivado工具配置定义一个IP核,在用户工程中可随意添加这个IP核作为设计的一部分,如同Vivado自带的IP核一样方便调用和集成。(Through the code of the LED scintillation controller, the Vivado tool is configured to define a IP core, and the IP kernel can be added as part of the design at random in user engineering. It is as convenient to call and integrate as the IP kernel with Vivado.)
    2018-04-09 18:41:52下载
    积分:1
  • Time_setting
    时间设置 可以作为设计中的一个小模块进行使用 方便快捷(time setting)
    2012-03-30 10:12:28下载
    积分:1
  • Nios-II
    数字电路的设计。以软件方式实现硬件电路,功能强大,开发容易。(Digital circuit design. With software to realize the hardware circuit, powerful, development easy. )
    2011-12-03 09:47:56下载
    积分:1
  • 设计采用Verilog HDL 16位CPU。
    design cpu 16 bits by verilog HDL.
    2022-03-11 03:09:04下载
    积分:1
  • VerilogHDL.自动增益控制模块中产生控制电压的部分
    VerilogHDL.自动增益控制模块中产生控制电压的部分-VerilogHDL. Automatic Gain Control Module have some control voltage
    2022-06-19 20:17:38下载
    积分:1
  • DSW
    改变学习板上的2个电位器对应的2段模拟输入,实现模拟输入,学员观察数码管的数字变化情况,通过改D[4]的值,实现模拟输出.(Changing the learning board two potentiometers corresponding paragraph 2 analog inputs, analog inputs, digital tube digital trainees observe the changes, by changing D [4] value for analog output.)
    2013-06-21 15:31:10下载
    积分:1
  • 一个多路复用器的例子,用VHDL语言写的。
    A Mux example written in VHDL.
    2023-01-13 15:05:04下载
    积分:1
  • sd_sdram_lcd
    sd_sdram_lcd 是读取SD卡中的数据,然后通过LCD显示(It is to read the data in SD card and display it by LCD)
    2019-05-14 14:35:49下载
    积分:1
  • 基于VHDL的I2C程序0005,很不错的论文及程序,,大家快下啊
    基于VHDL的I2C程序0005,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0005, a very good paper and procedures, we quickly under ah
    2022-03-18 17:11:42下载
    积分:1
  • 数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设...
    数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设计,整个过程简单、快捷,极易修改,可移植性强。他可利用 并行预置数的加法计数器和减法计数器实现。广泛应用于电子仪器、乐器等数字电子系统中。-NC divider output signal frequency is a function of input data. Using traditional methods of design, process and circuit design are complex and can modify the design of the results are poor and portability. NC VHDL divider based on the design, the whole process simple, fast, easy to modify, strong portability. He can use preset number of parallel addition and subtraction counter counter to achieve. Widely used in electronic equipment, musical instruments and other digital electronic systems.
    2023-08-29 11:30:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载