登录
首页 » VHDL » VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…

VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…

于 2023-05-31 发布 文件大小:782.40 kB
0 166
下载积分: 2 下载次数: 1

代码说明:

VHDL is defined by IEEE Standard 1076, IEEE Standard VHDL Language Reference Manual (the VHDL LRM). The original standard was approved in 1987. IEEE procedures require that standards be periodically reviewed and either reaffirmed or revised. The VHDL standard was revised in 1993, 2000, and 2002. In each revision, new language features were added and some existing features enhanced. The aim in each revision was to improve the language as a tool for design and verification of digital systems. Since the 2002 revision, there have two parallel efforts to further develop the language. The first was the VHDL Procedural Interface (VHPI) Task Force, a subcommittee of the IEEE P1076 Working Group. The VHPI Task Force prepared an interim amendment to the standard, formally approved by IEEE in March 2007. The amendment is titled IEEE 1076c, Standard VHDL Language Reference Manual―Amendment 1: Procedural Language Application Interface.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 数字相位
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF
    2023-05-28 08:00:03下载
    积分:1
  • 一个双向总线的vhdl实现
    一个双向总线的vhdl实现-a two-way bus VHDL achieve
    2023-07-29 00:40:02下载
    积分:1
  • wbm
    用walsh算法实现的符号数乘法器,asic流片时,可以不用公司的付费乘法器的ip core.(algorithm using the symbols multiplier, HDL-piece quantities. it is not necessary for the company's paid Multiplier ip core.)
    2006-07-12 14:49:35下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • vhdl5
    program for half subtractor.
    2009-10-02 16:10:13下载
    积分:1
  • filter
    说明:  A low pass filter module based on FPGA, easy to transplant
    2020-05-04 10:21:42下载
    积分:1
  • spi_hello
    SPI接口测试程序,Xilinx参考设计,ML507硬件测试通过.(SPI interface test code,Xilinx reference design,tested on ML507 platform.)
    2013-09-01 09:37:04下载
    积分:1
  • Matlab
    说明:  Matlab源程序,包括插值计算、积分微分等。(Matlab source code, including the interpolation calculations, differential and so on.)
    2010-04-08 19:26:28下载
    积分:1
  • DE2_115_CAMERA
    d5m的DE2驱动Verilog HDL (d5m driven on DE2 by Verilog HDL )
    2020-07-09 20:38:55下载
    积分:1
  • AD9250 204b Verilog源码
    说明:  AD9250是一款双通道14位ADC,最高采样速率250 MSPS,JESD204B Subclass 0或Subclass 1编码串行数字输出(The ad9250 is a dual channel 14 bit ADC with a maximum sampling rate of 250 MSPs and jesd204b sub class 0 or sub class 1 coded serial digital output)
    2021-04-14 11:01:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载