登录
首页 » VHDL » VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…

VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…

于 2023-05-31 发布 文件大小:782.40 kB
0 181
下载积分: 2 下载次数: 1

代码说明:

VHDL is defined by IEEE Standard 1076, IEEE Standard VHDL Language Reference Manual (the VHDL LRM). The original standard was approved in 1987. IEEE procedures require that standards be periodically reviewed and either reaffirmed or revised. The VHDL standard was revised in 1993, 2000, and 2002. In each revision, new language features were added and some existing features enhanced. The aim in each revision was to improve the language as a tool for design and verification of digital systems. Since the 2002 revision, there have two parallel efforts to further develop the language. The first was the VHDL Procedural Interface (VHPI) Task Force, a subcommittee of the IEEE P1076 Working Group. The VHPI Task Force prepared an interim amendment to the standard, formally approved by IEEE in March 2007. The amendment is titled IEEE 1076c, Standard VHDL Language Reference Manual―Amendment 1: Procedural Language Application Interface.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • led
    LED灯、跑马灯的显示源程序,包括对代码的说明(Display source code LED lights, marquees, including the code specification)
    2013-01-18 18:20:57下载
    积分:1
  • LowPassFilter
    说明:  内部含3个模块,使用DDS产生200k与500k的正弦波,两者相加后过数字低通滤波(通带0-200k,阻带400k以上),并将波形输出,实测FFT分析中看不到500k分量。其中数字滤波器采用MATLAB设计(FIR+等波纹,阻带衰减-80dB)(There are three modules in the system. DDS is used to generate 200K and 500K sine waves. After adding the two modules, the digital low-pass filter (passband 0-200k, stopband above 400k) is used, and the waveform is output. 500K component can not be seen in the actual FFT analysis. The digital filter is designed by MATLAB (FIR + equal ripple, stopband attenuation - 80dB))
    2020-09-09 14:21:01下载
    积分:1
  • 一个可编程的间隔定时器的设计,8253要完成的功能,实…
    设计一个可编程间隔定时器,完成8253的功能,实现以下几点要求: 1、 含有3个独立的16位计数器,能够进行3个16位的独立计数。 2、 每一种计数器具有六种工作模式。 3、 能进行二进制/十进制减法计数。 4、 可作定时器或计数器。 -The design of a programmable interval timer, 8253 to complete the function, realize the following requirements: 1, contains three independent 16-bit counter, capable of three independent 16-bit count. 2, each with six counter mode. 3, can be binary/decimal subtraction count. 4, can be used for the timer or counter.
    2022-08-20 11:53:35下载
    积分:1
  • Amp-diagrams_pack
    Diagram and how-to-make instructions pack of 6 diferent Amplifiers
    2010-10-24 18:40:43下载
    积分:1
  • sdram
    SDRAM驱动器,自己项目利用的,已经经过实际验证(sdram controller)
    2010-01-28 14:13:35下载
    积分:1
  • 74ls138-integral-4-wire-encoder-16
    74ls138组成16..4线编码器 经过本人验证(74ls138 composed of 16 .. 4 line encoder after I verify)
    2011-09-20 19:00:59下载
    积分:1
  • wp_max_flash
    FPGA中FLASH配置控制源码,VHDL和Verilog(FPGA source code in the FLASH configuration control, VHDL and Verilog)
    2007-12-11 15:57:15下载
    积分:1
  • keyscan
    利用VHDL语言编写的4*4键盘扫描程序,经过测试,可以放心使用。(Using VHDL language 4* 4 keyboard scanning procedures, tested, safe to use.)
    2013-09-28 21:48:45下载
    积分:1
  • multiplier_interface
    verilog 写的工程,是个基于流水线的乘法器(verilog write the works, is based on a pipelined multiplier)
    2012-09-21 10:04:54下载
    积分:1
  • fir-filter
    11阶fir数字滤波器的verilog程序设计,线性相位,系数量化处理(11 order of fir digital filter verilog programming, linear phase, the coefficient quantization)
    2012-03-05 10:33:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载