登录
首页 » VHDL » 这是我的毕业设计的SVPWM使永磁交流同步电动机…

这是我的毕业设计的SVPWM使永磁交流同步电动机…

于 2023-05-08 发布 文件大小:12.06 MB
0 156
下载积分: 2 下载次数: 1

代码说明:

这是我毕业设计做的一个SVPWM同步永磁交流电机的控制系统,里面除了一个SVPWM的驱动算法之外,还有一个步进电机的控制器,以及基于QUARTUS7.2的NIOS II控制核心,通过PC的串口可以控制同步永磁交流电机和步进电机进行精确的定位。该系统较复杂,运用的知识也比较多,在SVPWM算法,PID算法,步进电机控制方面,NIOS II的串口编程等都有值得参考的地方。最好使用QUARTUS7.2编译,目标芯片是选用EP1C6Q240-This is my graduation project SVPWM make a permanent magnet AC synchronous motor control system, which apart from a driver SVPWM algorithm, there is a stepper motor controller, as well as QUARTUS7.2 based on the NIOS II control core, through PC serial port can be controlled permanent magnet AC synchronous motor and stepper motor for accurate positioning. The system is more complicated, the use of more knowledge, in the SVPWM algorithm, PID algorithm, stepper motor control, NIOS II serial programming, such as places are worth considering. QUARTUS7.2 compile the best use of the target chip is optional EP1C6Q240

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HM74YM
    在QUARTUS II上实现(7,4)汉明码的译码VHDL语言设计((7,4)Hamming decoder)
    2015-05-09 11:14:17下载
    积分:1
  • yidong_top_xu
    本实验实现了一个小的乒乓游戏,VGA显示,代码下载的FPGA板子上验证通过,效果很好。(The experimental realization of a small ping-pong game, VGA display, download the code verified by the FPGA board, with good results.)
    2011-11-01 19:37:44下载
    积分:1
  • ahb_verilog_design
    代码为ahb interface ,用verilog编写的,包括仿真和综合。(Code for the interface AHB, written in Verilog, including simulation and synthesis.)
    2020-12-21 14:49:07下载
    积分:1
  • jesd204_0_ex
    jesd204b接收部分程序和带仿真历程(Jesd204b receiving part program and simulation process)
    2020-11-26 14:49:31下载
    积分:1
  • CPU
    运用vhdl硬件描述语言在quartus II开发环境下独立设计与实现了基于精简指令集的五级流水线CPU的设计与实现。该流水CPU包括:取指模块,译码模块,执行模块,访存模块,写回模块,寄存器组模块,控制相关检测模块,Forwarding模块。该CPU在TEC-CA实验平台上运行,并且通过Debugcontroller软件进行单步调试,实验表明,该流水线CPU消除了控制相关、数据相关和结构相关。(Using vhdl hardware description language development environment under quartus II design and implementation of an independent design and implementation of a five-stage pipeline RISC-based CPU' s. The water CPU include: fetch module, decoding module, execution modules, memory access module, the write-back module, the register set of modules, control relevant to the detection module, Forwarding module. The CPU in the TEC-CA experimental platforms, and single-step debugging through Debugcontroller software, experiments show that the pipelined CPU eliminates the control-related, data-related and structurally related.)
    2020-09-21 10:37:53下载
    积分:1
  • 图书馆的IEEE
    LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL USE IEEE.STD_LOGIC_ARITH.ALL USE IEEE.STD_LOGIC_UNSIGNED.ALL
    2022-03-24 00:58:30下载
    积分:1
  • 四位数字乘法器,在quartus8.0下仿真时序图
    四位数字乘法器,在quartus8.0下仿真时序图 -mult4
    2023-09-04 20:20:03下载
    积分:1
  • LCD1602
    通过编写verilog语言完成数据的在液晶LCD1602显示(By writing verilog language to complete the data displayed on the LCD LCD1602)
    2013-08-04 13:12:05下载
    积分:1
  • S05_example_Network
    vivado lwip 应用文档 基于zynq 7020(vivado lwip example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • D触发器的基本功能的理解及应用,特别是记忆传输功能使用WAIT语句编写地理解...
    D触发器的基本功能的理解及应用,特别是记忆传输功能使用WAIT语句编写地理解-D flip-flop understanding of the basic functions and applications, in particular the memory transfer function using the WAIT statement is prepared to understand
    2022-01-26 05:04:12下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载